|
Constrained Memory Block Allocation
|
|
4
|
134
|
July 28, 2025
|
|
Vending Machine in System Verilog
|
|
2
|
178
|
February 2, 2026
|
|
System Verilog Constraint 3D array sum of the elements
|
|
4
|
221
|
April 12, 2025
|
|
Confusion regarding range within inside operator
|
|
3
|
145
|
June 30, 2025
|
|
Need help with randomizing the data width of sequence items
|
|
4
|
139
|
May 21, 2025
|
|
Write an SVA - if signal b rose high then in the past {x:y] cycle signal a should be high . I am only aware of $past which checks at a particular cycle in the past , how to take care in case we need to check for few cycles in the past
|
|
2
|
263
|
May 15, 2025
|
|
Difference Between `uvm_config_db` and `uvm_resource_db` in Non-Component Contexts
|
|
1
|
180
|
July 2, 2025
|
|
Sequence not started got casting error for p_sequencer and m_sequencer
|
|
5
|
213
|
March 6, 2025
|
|
Randomization and control
|
|
4
|
115
|
August 3, 2025
|
|
SV. Assertion for this scenario
|
|
4
|
147
|
February 27, 2025
|
|
How can i inform the scoreboard the sequence i'm currently driving?
|
|
3
|
134
|
March 6, 2025
|
|
Sample level triggered signal
|
|
6
|
141
|
June 25, 2025
|
|
Functional Coverage At Subsystem or SOC Level
|
|
2
|
178
|
June 10, 2025
|
|
Time not progressing when simulate UVM+UVMC+SystemC
|
|
3
|
153
|
June 30, 2025
|
|
Constraint Solver error
|
|
5
|
118
|
May 27, 2025
|
|
Power aware verification
|
|
1
|
204
|
April 14, 2025
|
|
System verilog assertion
|
|
2
|
100
|
July 28, 2025
|
|
Uvm_phase : build_phase
|
|
6
|
146
|
June 12, 2025
|
|
Coverage for volatile registers in UVM RAL
|
|
3
|
149
|
March 6, 2025
|
|
Best approach to achieve prime number via constraint
|
|
4
|
176
|
October 2, 2025
|
|
Write function not getting executed in monitor
|
|
5
|
97
|
September 11, 2025
|
|
Timescale versus UVM info?
|
|
5
|
140
|
March 29, 2025
|
|
Regarding disable iff
|
|
3
|
164
|
June 20, 2025
|
|
Reset code in uvm
|
|
3
|
221
|
May 12, 2025
|
|
Synchronization of transactions parallel incoming in UVM scoreboard
|
|
3
|
128
|
May 6, 2025
|
|
Question on use of RAL model for System-On-Chip verification
|
|
4
|
160
|
October 24, 2025
|
|
Assertions in UVM
|
|
4
|
126
|
August 26, 2025
|
|
How to have RAL write to DUT without predicting
|
|
4
|
105
|
August 4, 2025
|
|
Overlap between the two asynchronous reset signals
|
|
4
|
165
|
March 3, 2025
|
|
Wait for variable cycles number before triggering property
|
|
3
|
115
|
July 18, 2025
|
|
How to use uvm_mem?
|
|
4
|
186
|
April 4, 2025
|
|
Transaction-Level Testbenches for FPGA Simulation
|
|
2
|
209
|
April 30, 2025
|
|
Randomization of req signal in priority arbiter
|
|
6
|
85
|
January 17, 2026
|
|
Type cast error for uvm config db
|
|
6
|
100
|
June 29, 2025
|
|
Using ternary operator as an alternative to if-else in consequent
|
|
3
|
114
|
August 5, 2025
|
|
Streaming operator
|
|
7
|
262
|
March 28, 2025
|
|
VIP based verification
|
|
2
|
126
|
November 27, 2025
|
|
What is an interface? not in code but inside a chip what is it actually? what does it contain? Im confusing it with protocol
|
|
1
|
63
|
May 21, 2025
|
|
System verilog Assertion
|
|
4
|
112
|
January 1, 2026
|
|
PDF version of SVA Handbook 4th Edition now available
|
|
0
|
423
|
March 2, 2025
|
|
UVM Class Hierarchy ? can any one help me by giving me the full uvm base class hierarchy structure
|
|
5
|
111
|
October 27, 2025
|
|
Running sequences through start_item
|
|
3
|
163
|
April 18, 2025
|
|
Assertion on gated clock and after some time ungated clock
|
|
3
|
151
|
April 10, 2025
|
|
How to set_inst_override_by_type a uvm_reg
|
|
7
|
97
|
December 4, 2025
|
|
Randomization results for signed variables and assignment to RAL variable
|
|
7
|
93
|
April 10, 2025
|
|
Query on generating rand 2D array with sum of set bits equal to specific value and bits must be connected to each other
|
|
4
|
118
|
January 5, 2026
|
|
UVM RAL model for register and memory with overlapping address and accessing them using the same interface
|
|
4
|
225
|
March 27, 2025
|
|
Constraint to generate pattern
|
|
4
|
150
|
March 25, 2025
|
|
Constraint to make sure each value gets randomized at least once
|
|
4
|
157
|
March 13, 2025
|
|
Uvm_scoreboard run_phase wrt queue logic
|
|
3
|
146
|
June 2, 2025
|