Write a constraint to generate the pattern 1234554321

SystemVerilog
,
1

Write a constraint to generate the pattern 1234554321 Can you help me for this ?

2