Need help to generate pattern 10110111011110111110

SystemVerilog
2 
class A;
  rand bit [19:0] pattern;
  constraint c { pattern == 20'b10110111011110111110;}
endclass

Next question?

1 Like