Verification Academy

Write a constraint to generate the pattern 1234554321

SystemVerilog, systemverilog-constraint

dave_59 November 19, 2024, 6:42am 2

Need help to generate pattern 10110111011110111110 SystemVerilog

class A; rand bit [19:0] pattern; constraint c { pattern == 20'b10110111011110111110;} endclass Next question?

show post in topic

Home
Categories
Guidelines
Terms of Service
Privacy Policy

Powered by Discourse, best viewed with JavaScript enabled