How do I define an associative array of queues?
|
|
15
|
15270
|
August 19, 2022
|
Can we use system verilog properties/assertions inside a class?
|
|
13
|
16153
|
October 22, 2019
|
Config_db - parameters for set/get method
|
|
28
|
11161
|
February 19, 2020
|
Package export does not work like I expect
|
|
14
|
14655
|
April 8, 2022
|
Timescale and Timeunit
|
|
11
|
16341
|
September 19, 2019
|
What is the best way to get a randomized real value?
|
|
9
|
17650
|
October 14, 2022
|
Regarding Race Condition
|
|
10
|
16795
|
March 14, 2023
|
How to change random seed using command line parameter
|
|
9
|
17079
|
September 25, 2015
|
Counting number of events on clock a, while clock o is forbidden
|
|
24
|
10766
|
May 16, 2015
|
SystemVerilog Checker
|
|
9
|
16749
|
July 20, 2020
|
[SVA] signal rises and stays stable check -> how to write an assertion?
|
|
20
|
11128
|
May 24, 2019
|
Interview question on constraint
|
|
22
|
10615
|
April 15, 2023
|
Constraint for one hot encoded vectors in SV
|
|
18
|
11488
|
August 2, 2023
|
What is meant by a static class?
|
|
11
|
14202
|
July 15, 2019
|
Problem in unique of Constraint Randomization
|
|
13
|
12860
|
April 29, 2016
|
How to check that a Signal was NEVER HIGH or NEVER RISE during the simulation?
|
|
21
|
10188
|
March 25, 2017
|
Can the monitor communicate with the sequence directly?
|
|
17
|
11158
|
December 7, 2021
|
SV Assertions for Arbiter priority
|
|
12
|
13007
|
April 25, 2020
|
Working with multi-dimensional associative arrays
|
|
11
|
13472
|
May 6, 2014
|
Best way to introduce delay between sequences
|
|
19
|
10242
|
May 24, 2019
|
Clock Frequency Checker
|
|
12
|
12572
|
February 24, 2021
|
Can i convert UVM_ERRORs to UVM_INFO or UVM_WARNING based on id?
|
|
9
|
14051
|
December 13, 2013
|
Printing associative array
|
|
9
|
13902
|
February 21, 2023
|
How to Sample data during Functional Coverage?
|
|
9
|
13885
|
October 10, 2017
|
UVM
|
|
71
|
5090
|
August 3, 2018
|
Use of regular expression for string comparison
|
|
9
|
13417
|
May 19, 2021
|
Necessity of writing 'include "uvm_macros.svh"
|
|
12
|
11331
|
March 1, 2024
|
How to delete duplicate elements from associative array and Queue in System Verilog
|
|
15
|
9851
|
August 23, 2019
|
Near "uvm_sequence_item": syntax error, unexpected IDENTIFIER
|
|
25
|
7685
|
August 2, 2017
|
Burst Transfer
|
|
9
|
12337
|
September 5, 2018
|
“static task” vs. “task static”
|
|
14
|
10009
|
April 2, 2016
|
Not registered with the factory
|
|
10
|
11614
|
January 15, 2024
|
SVA evaluation
|
|
12
|
5799
|
March 25, 2022
|
Override parameters in SV package
|
|
9
|
11668
|
August 10, 2023
|
Can I trigger an event in one agent and after triggered, do something inside another agent?
|
|
14
|
9473
|
December 27, 2017
|
Why we should use non-blocking assignments in driver and blocking assignments in monitor?
|
|
13
|
9803
|
July 19, 2023
|
Prime numbers constraint
|
|
12
|
9990
|
January 4, 2024
|
Dumping vcd files in a UVM test
|
|
12
|
9956
|
March 4, 2015
|
Random associative array
|
|
17
|
8271
|
October 12, 2022
|
Exclude data from $urandom_range
|
|
9
|
10804
|
June 21, 2019
|
Magic square on system verilog
|
|
18
|
4391
|
January 18, 2024
|
Specifying "ignore_bins = <everything else>" in coverpoint bins
|
|
9
|
10716
|
January 30, 2020
|
Stoping a sequencer and starting it again in UVM
|
|
13
|
8995
|
June 16, 2016
|
Clock generation through UVC
|
|
15
|
8206
|
March 9, 2022
|
Error-[TMAFTC] Too many arguments to function/task call
|
|
12
|
8796
|
July 18, 2018
|
Assertion stable after two or more rising edge
|
|
11
|
9120
|
March 28, 2017
|
VHDL record to Systemverilog struct
|
|
11
|
9099
|
July 1, 2014
|
Can we sample coverpoints which are design parameters?
|
|
14
|
8069
|
February 8, 2019
|
RAL Backdoor access
|
|
14
|
7985
|
August 23, 2016
|
How to find all indices of an associative array
|
|
9
|
9558
|
April 17, 2016
|