Saving Time and Improving Quality with a Specification to Realization Flow
This article describes our efforts to reap a higher level of productivity and quality by combining these two complementary tools. We use the ISequenceSpec tool suite for describing the low-level sequences for the register memories in the addressable region of the design. These are then transformed into UVM sequences, firmware and sequences for other target domains.
Full-access members only
Register your account to view Saving Time and Improving Quality with a Specification to Realization Flow
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.