Please login to view the entire Verification Horizons article.
Please register or login to view.
Using the design of an Ethernet (media access control) MAC as a sample, this case study will examine how complete verification can be done in an integrated and automated manner, saving time while improving quality. Two software tools will be highlighted that offer ease of use and thoroughness for users to verify an IP/SoC with certainty. The first creates tests for a variety of scenarios in a way that is more efficient and exhaustive than a pure constrained random methodology. The other forms a layer of abstraction around the IP/SoC from a specification.
ISequenceSpec™ (ISS) is used to create a specification of the sequences in the design. These sequences can be transformed into UVM sequences, firmware code, validation sequences, etc. from
...
