Bridging the Portability Gap for UVM SPI VIP Core Reuse From IP to Sub-System and SoC
This article focuses mostly on the vertical reuse of the test intent from IP-block to Sub-System and study of reusability from Sub-system to SoC level. The example taken to demonstrate vertical reusability is a single master and slave SPI Core IP configuration. A UVM layered testbench is wrapped around the design to verify and validate proper functioning of SPI Core IP.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1712868325/Verification-Horizons/July-2020/verification-horizons_bridging-the-portability-gap-for-uvm-spi-vip-core-reuse-from-ip-to-sub-system-and-soc_lmpq5z.jpg)
Full-access members only
Register your account to view Bridging the Portability Gap for UVM SPI VIP Core Reuse From IP to Sub-System and SoC
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.