How We Use PCIe Verification IP Across Multiple Projects
In this session we will discuss how Marvell delivers successful products and drives the market by with a structured design and verification methodology that reflects this philosophy. Specifically, we will dive deep into one of the most complex protocols: PCIe IP and the related testbench architecture; and how we adopted Siemens’ PCIe Avery Verification IP.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1713475012/Conferences/U2U/u2u_verification-ip_how-we-use-pcie-verification-ip-across-multiple-projects_itpa47.jpg)
Full-access members only
Register your account to view How We Use PCIe Verification IP Across Multiple Projects
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.