Search Results

Advanced Search

2280 Results

Sequences and Tests

Resource (Slides (.PDF)) - May 28, 2021 by Tom Fitzpatrick
Monitors and Subscribers

Resource (Slides (.PDF)) - May 28, 2021 by Tom Fitzpatrick
Monitors and Subscribers | Japanese

Resource (Japanese Translation Slides (.PDF)) - May 28, 2021 by Tom Fitzpatrick
Monitors and Subscribers

Session - May 28, 2021 by Tom Fitzpatrick

This session explains how to create passive components such as monitors and subscribers, and how to connect them using analysis ports.
Reporting

Resource (Slides (.PDF)) - May 28, 2021 by Tom Fitzpatrick
Reporting | Japanese

Resource (Slides (.PDF) Japanese Translation) - May 28, 2021 by Tom Fitzpatrick
Reporting

Session - May 28, 2021 by Tom Fitzpatrick

This session explains message reporting in UVM, and shows simple ways in which reporting can be customized.
UVM Basics

Track - May 28, 2021 by Tom Fitzpatrick

UVM Basics will raise a user's level of UVM knowledge to the point where users have sufficient confidence in their own technical understanding that it becomes less of a barrier to adoption.
Architecting a UVM Testbench

Session - May 25, 2021 by Tom Fitzpatrick

This session covers the basic architecture of a UVM testbench, including the introduction of the Agent/UVC component that encapsulates protocol-specific interactions with the DUT. You will also learn how to instantiate and connect multiple components.
Architecting a UVM Testbench

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session covers how to instantiate and connect multiple components.
Understanding the Factory and Configuration

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session covers the configuration database that allows tests to override configuration information used by environments and components.
Understanding the Factory and Configuration

Session - May 25, 2021 by Tom Fitzpatrick

This session shows how tests can use the factory to control the type of components that get instantiated in a UVM environment and how to write environments and components to support customization. It covers the configuration database that allows tests to override configuration information used by environments and components.
Modeling Transactions

Session - May 25, 2021 by Tom Fitzpatrick

This session outlines the methods needed in the design of a sequence item (a.k.a. “transaction") for use in UVM. It also discusses transaction extension a encapsulation to create more complex transactions.
Modeling Transactions

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session discusses transaction extension a encapsulation to create more complex transactions.
How TLM Works

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session covers the design and creation of scoreboard components.
How TLM Works

Session - May 25, 2021 by Tom Fitzpatrick

This session discusses the use of transaction-level modeling interfaces in UVM to facilitate the creation of modular, hierarchical components. It also covers the design and creation of scoreboard components.
The Proper Care and Feeding of Sequences

Session - May 25, 2021 by Tom Fitzpatrick

This session covers the creation and execution of sequences, including the interaction of the sequence and driver. It includes the execution of sequential, parallel and hierarchical subsequences.
The Proper Care and Feeding of Sequences

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session covers the the execution of sequential, parallel and hierarchical subsequences.
Layered Sequences

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session discusses how to model layered protocols and encapsulate the layering components in a UVC.
Layered Sequences

Session - May 25, 2021 by Tom Fitzpatrick

This session shows how to create a virtual sequence, which controls the execution of other sequences. It also discusses how to model layered protocols and encapsulate the layering components in a UVC.
Setting Up the Register Layer

Session - May 25, 2021 by Tom Fitzpatrick

This session introduces the UVM Register Layer, showing you how to create register models that reflect the operation of the hardware registers in your DUT. It shows how to set up the address map of registers and how to convert a register-level transaction into a bus-level transaction. It also shows how the Register Assistant tool can be used to create correct-by-construction register models from a specification.
Writing and Managing Tests

Session - May 25, 2021 by Tom Fitzpatrick

This session shows how to create a set of tests derived from a base test that defines the default setup of your environment, including how to invoke specific tests from the command line. It also covers how to use phase objections to manage the execution of the test.
Setting Up the Register Layer

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

In this session, you will learn how to set up the address map of registers and how to convert a register-level transaction into a bus-level transaction.
Writing and Managing Tests

Resource (Slides (.PDF)) - May 25, 2021 by Tom Fitzpatrick

This session covers how to use phase objections to manage the execution of the test.
Using the Register Layer

Session - May 25, 2021 by Tom Fitzpatrick

This session discusses the various methods that a test can use to access the register model, including both “front-door” and “back-door” accesses. Using the Register Layer will also show how to create register-bases stimulus sequences to simplify the API.