From Algorithm to UVM: Accelerating Design Verification with MATLAB, Simulink, and HDL Verifier

This session will show how MathWorks tools — MATLAB®, Simulink®, and HDL Verifier™ — enable model-based design techniques to accelerate design verification. Attendees will see how executable reference models and reusable testbench components can be created and run natively in Siemens Questa, enabling shift-left verification across co-simulation, DPI-based testbenches, and UVM/UVMF environments.

This content is reserved for members. Register new account or login to view.

Full-access members only

Register your account to view From Algorithm to UVM: Accelerating Design Verification with MATLAB, Simulink, and HDL Verifier

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.