• Skip to main content

User2User - Munich

Tuesday, May 13th-8:00 AM PDT

Check out the User2User Europe 2025 conference session catalog and plan the sessions you'll attend.

Register Now!

User2User - Santa Clara

Tuesday, May 20th-8:00 AM PDT

Check out the User2User North America 2025 conference session catalog and plan the sessions you'll attend.

Register Now!

Productivity Webinar

Wednesday, May 21st-8:00 AM PDT

Solving the Semiconductor Verification Crisis: From Problem to Productivity

Register Now!

Traceability Webinar

Wednesday, May 28th-8:00 AM PDT

Streamlining Requirements Traceability Using Questa Verification IQ Testplan Author

Register Now!

Verification Academy Live

Tuesday, Jun 03rd-6:30 AM PDT

Hudson, MA | American Heritage Museum

Register Now!

Verification Academy Live

Thursday, Jun 05th-7:30 AM PDT

Huntsville, AL | Siemens Training Center

Register Now!
SIEMENS Verification Academy
  • Log In
  • Register
  • Topics

    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • UVM
    • Simulation & Debug
    • Methodology & Standards
    • Questa Design Solutions
    • Verification Management & IP
    UVM
    • UVM Connect
    • UVM Framework
    • SystemVerilog
    Simulation & Debug
    • Simulation
    • Debug
    Methodology & Standards
    • Coverage
    • FPGA Verification
    • Functional Safety
    • Low Power
    Questa Design Solutions
    • Clock-Domain Crossing
    • Formal Verification
    • Reset-Domain Crossing
    Verification Management & IP
    • Verification IQ
    • Verification IP
    • Verification Planning
    All Topics
  • Cookbooks

    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM
    • Guidelines & Migration
    • Class Reference
    • Coverage
    UVM
    • UVM Basics
    • UVM Testbench
    • UVM Configuring a Test Environment
    • UVM Analysis Components & Techniques
    • UVM Sequences
    • UVM Messaging System
    • UVM Stimulus Techniques
    • UVM Register Abstraction Layer
    • UVM Debugging
    • UVM Connect
    Guidelines & Migration
    • SystemVerilog Coding
    • SystemVerilog Performance
    • UVM Coding
    • UVM Performance
    • UVM 1800.2
    • UVM 1.2
    • OVM to UVM
    • Deployment
    • Code Examples
    Class Reference
    • UVM 1.2
    • UVM 1.1d
    • UVM 1.1c
    • UVM 1.1b
    • UVM 1.1a
    Coverage
    • Coverage Metrics and Process (Theory)
    • Coverage Examples (Practice)
    • Appendices
    All Cookbooks
  • All Content

    Browse all content in the Verification Academy

    • By Type
    • By Video
    • By Tag
    • By Audience
    By Type
    • Article
    • Cookbook
    • Resource
    • Track
    By Video
    • Demo
    • Lesson
    • Seminar
    • Session
    • Webinar
    By Tag
    • SystemVerilog
    • AI/ML
    • UVMF
    • Testbench
    • Industry Trends
    By Audience
    • Beginner
    • Intermediate
    • Advanced
    All Content
  • Forums

    • Forums
    • By Tags
    • By Topic Status
    Forums
    • UVM
    • SystemVerilog
    • Coverage
    By Tags
    • Assertion
    • SystemVerilog
    • Constraint
    • Sequence
    • RAL
    By Topic Status
    • By Latest
    • By Unsolved
    • By Solved
    All Forums
  • More

    • Verification Academy
    • Siemens EDA
    • Siemens Learning Center
    Verification Academy
    • VA Live - Webinars
    • VA Live - On-Demand
    • Verification Horizons Blog
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • VA Live 2025
    • osmosis 2025
    • User2User 2025
    • Verification Jobs @ Siemens
    Siemens Learning Center
    • Learning Memberships
    • Learning Labs
    • On-Demand Training
    • Instructor Led
    • Badging and Certification
    VA Live - Webinars
    • Streamlining Requirements Traceability
    • Solving the Semiconductor Verification Crisis
    • Enhancing Defect Coverage in DFT
    VA Live - On-Demand
    • Ethernet 1.6T, Infiniband, UALink, and UEC Verification
    • Securing your FPGA Design from RTL through to the Bitstream
    • Faster Debug Using QuestaSim Interactive Coverage Analysis
    • Accelerate Root Cause Analysis and Reduce Debug Turnaround Time with Questa Verification IQ Regression Navigator
    Verification Horizons Blog
    • Closing the Gap in Software Skills for Verification Engineers
    • Accellera announces fee-free availability of IEEE Std. 1801™-2024
    • Got Coverage?
    VA Live 2025
    • Hudson, MA | June 3rd
    • Huntsville, AL | June 5th
    • Post Event Archive

Breadcrumbs

  1. Home
  2. Topics
  3. Planning, Measurement and Analysis

Industry Data and Surveys

Every two years, Siemens EDA commissions Wilson Research Group to conduct a broad, vendor-independent survey of design verification practices around the world. Results of the functional verification study demonstrate an ongoing convergence of design and verification practices toward a common methodology.

  • Planning, Measurement and Analysis

Harry Foster

Last Updated Oct 2022
  • Emerging Trends
  • FPGA
  • Functional Verification
  • IC/ASIC
  • Industry Trends
  • Verification Practice
  • Verification Process
  • Verification Trends
  • Wilson Research Group
Begin Track

Track Navigation

Jump to item

  • Industry Data and Surveys
  • 1. Functional Verification Study - 2022
  • 2. Functional Verification Study - 2020
  • 3. Functional Verification Study - 2018
  • 4. Functional Verification Study - 2016
  • 5. ASIC/IC Trends in Functional Verification - 2014
  • 6. FPGA Trends in Functional Verification - 2014
  • 7. Functional Verification Study - 2012
  • 8. Introduction to the Verification Academy
  • Featured Track

    • 2024 Siemens EDA and Wilson Research Group Functional Verification Study: 7-Part Video Series

      The complexity of semiconductor design continues to grow, making functional verification a critical challenge. This 7-part video series presents key findings from the latest Siemens EDA and Wilson Research Group Functional Verification Study, covering both ASIC and FPGA trends.

      Track Feb 17, 2025 by Harry Foster

      • Planning & Analysis

  • Sessions

    • Functional Verification Study - 2022

      In this session, Harry Foster highlights the key findings from the 2022 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

      Track Nov 16, 2022 by Harry Foster

      • Planning & Analysis

    • Functional Verification Study - 2020

      In this session, Harry Foster highlights the key findings from the 2020 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

      Track Oct 13, 2020 by Harry Foster

      • Planning & Analysis

    • Functional Verification Study - 2018

      In this session, Harry Foster highlights the key findings from the 2018 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

      Track Oct 15, 2018 by Harry Foster

      • Planning & Analysis

    • Functional Verification Study - 2016

      In this session, Harry Foster highlights the key findings from the 2016 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

      Track Oct 14, 2016 by Harry Foster

      • Planning & Analysis

    • ASIC/IC Trends in Functional Verification - 2014

      Harry Foster discusses the IC/ASIC verification trends from the 2014 Wilson Research Group Functional Verification Study, and provides some insight into its findings.

      Track May 08, 2015 by Harry Foster

      • Planning & Analysis

    • FPGA Trends in Functional Verification - 2014

      Harry Foster discusses the FPGA verification trends from the 2014 Wilson Research Group Functional Verification Study, and provides some insight into its findings.

      Track May 08, 2015 by Harry Foster

      • Planning & Analysis

    • Functional Verification Study - 2012

      In this session, Harry Foster highlights the key findings from the 2012 Wilson Research Group Functional Verification Study, and provides his interpretation and analysis behind today's emerging trends.

      Track Apr 01, 2013 by Harry Foster

      • Planning & Analysis

    • Introduction to the Verification Academy

      This session provides a common framework for all advanced functional verification tracks contained within the Verification Academy.

      Track Feb 25, 2011 by Harry Foster

      • Planning & Analysis

  • Featured Reports

    • IC/ASIC Functional Verification Trend Report - 2024

      Planning & Analysis Feb 17, 2025 Harry Foster pdf

      This report examines the trends in functional verification for integrated circuits (ICs) and application-specific integrated circuits (ASICs) as identified in the 2024 Wilson Research Group study.

    • FPGA Functional Verification Trend Report - 2024

      Planning & Analysis Feb 17, 2025 Harry Foster pdf

      This report examines the trends in functional verification for the field programmable gate array (FPGA) market segments identified in the 2024 Wilson Research Group study.

  • Overview

    The 2019 global semiconductor market was valued at $385.4 billion after experiencing a 15% decline due to a 32% drop in the memory IC market, which is expected to recover in 2021. The IC/ASIC portion of the semiconductor market is valued at about $186.6 billion. The IC/ASIC semiconductor market is expected to reach a value of $233.4 billion by 2024, growing at a compounded annual growth rate (CAGR) of 4.6% during this forecast period.

    In contrast, the FPGA portion of the semiconductor market is valued at about $5 billion, and is expected to reach a value of $7.5 billion by 2030, growing at a compounded annual growth rate (CAGR) of 4.4% during this forecast period. While COVID-19 has had a negative impact in 2020 on a number of market segments (e.g., consumer and automotive), other market segments (e.g., data center computing, networking, storage, and communication) are experiencing positive growth required to support today’s growing work-from-home (WFH) environment. Ensuring functional correctness is still one of the biggest challenges for both the ASIC/IC and FPGA markets.

    To quantify this, every two years, Siemens EDA commissions Wilson Research Group to conduct a broad, vendor-independent study of design verification practices around the world.

SIEMENS Siemens Digital Industries Software
Portfolio
  • Cloud
  • Design, Manufacturing and PLM Software
  • Electronic Design Automation
  • Insights Hub
  • Mendix
How to Buy
  • Buying with Siemens
  • Buy Online
  • Partners
  • Academics
  • Renewals
  • Refund Policy
Siemens
  • About Us
  • Careers
  • Community
  • Events
  • Leadership
  • News and Press
  • Trust Center
Contact
  • VA - Contact Us
  • HLS - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Provide Feedback
  • Report Piracy

© Siemens 2025

  • Terms of Use
  • Privacy Policy
  • Cookie Statement
  • DMCA
  • Whistleblowing