A New Approach to Low Power Verification: Power Aware Apps

The effective verification of low-power designs has been a challenge for many years now. The IEEE Std 1801-2015 Unified Power Format (UPF) standard for modeling low-power objects and concepts is continuously evolving to address the low-power challenges of today’s complex designs.

Low Power

Madhur Bhargava, Awashesh Kumar - Siemens EDA

Last Updated Nov 2018

HDL Domain
Low Power
Power Aware
Power Domain
Power Intent
Power States
UPF
November 2018 - Volume 14 Issue 3
Verification Horizons
Intermediate

A higher level of access is required to view this content. Upgrade your account to view.

Full-access members only

Register your account to view A New Approach to Low Power Verification: Power Aware Apps

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.

FPU Webinar

Wednesday, Feb 05th-8:00 AM PST

Streamlining FPU Verification with an Alternative to C-reference Model Approaches

New UVMF Release

The UVM Framework (UVMF) provides a jump-start for learning UVM and building UVM verification environments.

Missing Forum Notifications?

Check out this blog post from Dave Rich on how to enable Forum Notifications.

VA Live: Silicon Valley

Thursday, Jan 30th-9:30 AM PST

Verification IP for UCIe, PCIe Gen 7, HBM4, and more

Simulation Webinar

Wednesday, Jan 15th-8:00 AM PST

Unlocking the Power of QuestaSim and Visualizer Integration

Formal Security Webinar

Wednesday, Jan 22nd-8:00 AM PST

Explore How to Protect Against Data Corruption with Formal Security Verification

A New Approach to Low Power Verification: Power Aware Apps

Register your account to view A New Approach to Low Power Verification: Power Aware Apps