Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • CDC+RDC Analysis - 4/20
      • Low Power Verification - 4/29
      • Fault Campaign for Mixed-Signal - 5/4
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • Questa Static and Formal Apps
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • June 2014
  • Increasing Verification Productivity Through Functional Coverage Management Automation

Increasing Verification Productivity Through Functional Coverage Management Automation

Verification Horizons - Tom Fitzpatrick, Editor

Increasing Verification Productivity Through Functional Coverage Management Automation by Gunjan Gupta and Anand Shirahatti, CTO, Arrow Devices

Functional coverage plays a very important role in verifying the completeness of a design. However customizing a coverage plan for different chips, users, specification versions, etc. is a very tedious process especially when dealing with a complex design.

Quite often a verification engineer needs to customize the coverage plan. Customization might be required as the coverage plan can vary amongst multiple users. Additionally, users might need to reflect regular updates in specifications in the coverage plan. Making all these changes in the source coverage code leads to conflicts and confusion amongst different users and projects. Managing the above stated issues is a challenging and time consuming task for a verification engineer.

This article describes a simple methodology which addresses all the above issues. It uses the concept of inheritance and can be implemented as a tool in conjunction with Questa. This customization methodology can be used across all protocols.

There are some real use case scenarios which could benefit heavily by easy functional coverage reuse but do not have systematic and efficient way of accomplishing the same. Some of these real use cases are described below.

MULTIPLE IP CONFIGURATIONS

In keeping with the fast changing market, there are continuous version updates for standard specifications and product features. This results in continuous updates in the functional coverage plans as well. Independent coverage support for different versions of the product may be required and so multiple coverage files may need to be managed.

Apart from this “super design IPs” are being developed by design houses that support multiple configurations catering to numerous applications. When these design IPs are used in a project they might need a certain amount of customization to meet certain project specific requirements.

Different configurations and customizations may require only a subset of the complete functional coverage or may require coverage customization.

MULTIPLE SoC CONFIGURATIONS

Application specific SoCs are a new and fast growing area. Every major field, be it mobile or automobile is churning out its own SoCs to meet their requirements. These SoCs are built using several design IPs. Generally multiple variations of the same SoC are created to cater to different cost segments within the same field.

REUSE OF COVERAGE ACROSS TEAMS: THE CONFLICT PROBLEM

Typically complex designs are verified across multiple teams. These teams can be completely inhouse or involve external vendors. It’s not difficult to visualize a scenario in which one team is implementing the full coverage plan, with other verification teams reusing the plan. Typically teams reuse a subset or full coverage plan and add some of their own project specific requirements.

Imagine if users are directly making changes to the copy of an original coverage plan created by a central coverage team, it can lead to conflicts when there are future updates in the same area delivered by the central coverage team. Although one can use version control to solve this problem, but those who have undergone the pain of conflict resolution can understand how tedious, time consuming and confusing this can be. Moreover, this is an error prone process for functional coverage as any mistakes in resolution will not show up as functional errors. Any such error can cost the chip to fail and a loss of millions of dollars.

The methodology described below ensures hassle-free coverage customization and management. It helps in handling the above stated issues of customization, handling of multiple updates and multiple SoC configurations. It preserves the original coverage plan thus making it easy to revert back to the original plan at any point. This customization methodology is generic and can be used across many languages and designs.

WORKING OF THE METHODOLOGY

SystemVerilog is a popular high-level verification language (HVL). Although it is largely object oriented but the same does not apply to all its supported constructs. For example functional coverage constructs are not object oriented. If a language natively supports object orientation for functional coverage then it can be implemented in the same language.

Since SystemVerilog does not support native object orientation for functional coverage an additional scripting language is made use of to demonstrate the methodology. This methodology works on the principle of inheritance using the following simple data structures:

  1. Reference coverage file that implements a base coverage plan
  2. Specification update file(s) that contains spec updates to the base coverage plan
  3. User customization file(s) that contains desired customization (in terms of addition, deletion or modification of cover-groups/cover-points/crosscoverage/ bins, modifying the value of a bin, etc.)

These data structures are essentially a representation of the coverage constructs defined in a hierarchical way (cover-groups, cover-points, bins cross-coverage) and are in accordance with LRM (Language Reference Manual). The diagrams below explain the hierarchy used.

Maintaining these separate data structures ensures clean coverage across multiple users and configurations. Different users can have their own sets of customization files. This methodology provides a way to merge the three data structures to generate coverage that meets specified requirements. Since the base coverage data structure remains untouched it is very easy to update it. The generated customized coverage plan meets all user specific requirements like modifications, customization and updates. Sharing common coverage code becomes easy and efficient.

Figure 1

Modifications or updates in the coverage plan are generally of the following types:

  • Removal/addition of cover-groups
  • Removal/addition of cover-points and cross-coverage
  • Modification of sampling-point and conditions
  • Change in the weight of cover-groups, cover-points and cross-coverage
  • Removal/addition of bins
  • Modification of type of bins and values that each bin can take.

The following algorithm of the above mentioned modifications can be accomplished using the defined data structures shown below.

These data structures and the associated algorithm makes it possible to accomplish functional coverage reuse in a very systematic and efficient fashion.

Figure 2

Below is a demonstration of how these data structures can be implemented in Perl and their usage.

CASE STUDIES

Case#1: Customization of the cover point bin range

Below is the code snippet of base coverage plan data structure:

Below is the coverage output generated from the base coverage plan:

Below is the code snippet of user customization plan:

Below is the coverage code generated after customization, here one can see that the range of the bin is modified:

Here customization has been shown at the bin level. However the same can be done at cover-point, cross-coverage and cover-group level as well.

Now ‘n’ users can have their respective coverage customization files and generate coverage based on their requirements without affecting the others.

Case#2: Add an extra cover-bin to support the update process.

Below is the code snippet of base coverage plan:

Below is the coverage output generated from the base coverage plan:

Below is the code snippet of specification update plan:

Below is output generated after the update, here one can see that an extra bin is added to the coverpoint:

Here the update has been shown at the bin level. However the same can be done at cover-point, cross-coverage and cover-group level as well. Again with this methodology we can support ‘n’ updates and can have separate coverage code for each update.

CONCLUSION

The above methodology is designed to be user friendly, and helps in automating repetitive and time consuming coverage management. It’s useful for carrying out a particular customization at one go – and with precision.

Updates can now easily be reflected and even further customized. Overall this concept saves a lot of time and effort in coverage management and thus increases verification productivity.

Back to Top

Table of Contents

Verification Horizons Articles:

  • Is It Magic, or Ingenious People Working with Remarkably Advanced Technology?

  • Best Practices for FPGA and ASIC Development

  • Visualizer™ Debug Environment: Class-based Testbench Debugging using a New School Debugger – Debug This!

  • Optimizing Emulator Utilization

  • MIPI LLI Verification using Questa Verification IP

  • Stories of an AMS Verification Dude: Model Shmodel

  • Merging SystemVerilog Covergroups by Example

  • Functional Coverage Development Tips: Do's and Don'ts

  • Increasing Verification Productivity Through Functional Coverage Management Automation

  • Use of Iterative Weight-Age Constraint to Implement Dynamic Verification Components

  • UVM Testbench Structure and Coverage Improvement in a Mixed Signal Verification Environment

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy