Tackling Emerging DFT Verification Challenges with Questa One
In this webinar, you will learn how the Questa One DFT Verification solution, combined with Tessent Silicon Lifecycle Solutions delivers an evolution in user experience and performance to address these emerging verification challenges.
-
Session Registration
-
Session Overview
Rising semiconductor complexity—driven by multi-die architectures, the move towards more advanced technology nodes, and more stringent reliability targets, is dramatically increasing the volume of verification required to achieve DFT verification sign-off.
Come learn how the Questa One DFT Verification solution, combined with Tessent Silicon Lifecycle Solutions delivers an evolution in user experience and performance to address these emerging verification challenges.
What You Will Learn
- Latest DFT-aware Questa One methodologies and engines tailored to Tessent workflows
Who Should Attend
- Verification engineers and managers responsible for verification of Design for Test implementations
Products Covered
- Questa One Sim
- Questa One Sim FX
- Questa One SFV
