Describing Low Power Logic with UPF
This session describes the clock-domain crossing requirements for low power designs and explains the CDC issues introduced by power control logic.
This session describes the clock-domain crossing requirements for low power designs and explains the CDC issues introduced by power control logic.