Connecting the Testbench to the Design
This session, with three lessons shown in the tabs below, covers the connection between the Testbench and the DUT (Device Under Test). Learn about interfaces, signal descriptions, and modeling signaling delays. Understand protocol signaling, its driving and monitoring, and the emulatability of the implementation in hardware. By the end, you’ll master connecting your testbench to the design effectively.
