Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Continuous Integration - March 28th
      • Questa Verification IQ - April 11th
      • SystemVerilog Assertions
      • SoC Design & Functional Safety Flow
      • 2022 Functional Verification Study
      • Design Solutions as a Sleep Aid
      • CDC and RDC Assist
      • Formal and the Next Normal
      • Protocol and Memory Interface Verification
      • Webinar Calendar
    • On-Demand Library

      • Practical Flows for Continuous Integration
      • Lint vs Formal AutoCheck
      • The Three Pillars of Intent-Focused Insight
      • Formal Verification Made Easy
      • Fix FPGA Failures Faster
      • HPC Protocols & Memories
      • FPGA Design Challenges
      • High Defect Coverage
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Complex Safety Architectures
      • Data Independence and Non-Determinism
      • Hierarchical CDC+RDC
      • All On-Demand Recordings
    • Recording Archive

      • Aerospace & Defense Tech Day
      • Exhaustive Scoreboarding
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • Visualizer Debug Environment
      • Preparing for PCIe 6.0: Parts I & II
      • Automotive Functional Safety Forum
      • Siemens EDA Functional Verification
      • Improving Your SystemVerilog & UVM Skills
      • All Webinar Topics
    • Conferences & WRG

      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Questa Verification IQ

Questa Verification IQ

Collaborative data driven verification powered by analytics.

The growing complexity in the design and verification of ICs amplifies the challenges of getting to market on time with first-time success. Those challenges associated with turnaround times and verification closure require greater efficiency and acceleration of all verification tasks, which can be achieved only by becoming data driven. Preserving historical design and verification data allows experienced engineers to make judgements, but with modern high-performance computing and mass storage this data can be augmented with predictive and prescriptive analytics. This is known as big data.

Big data is transforming all industries, enabling them to innovate their products more rapidly and improve many aspects of our lives. EDA is powering these transformations. Verification needs to transform in step, so we can predict which test to run next, the root cause of a failure, and what stimulus is required. Questa™ Verification IQ is the Siemens EDA collaborative, data-driven verification solution that transforms the verification process using analytics, collaboration, and traceability.

Questa Verification IQ | Data Driver Verification

Solution Benefits

  • Faster turnaround times
    • Accelerate root cause exploration
    • Automated debug preparation
    • Collaboration data management
  • Accelerated verification closure
    • Find coverage holes quicker
    • Collaboration analysis
    • Analytical navigation
  • Resource management
    • ML assisted test selection
    • Automated results-based actions
    • Compute efficiency
  • Functional safety compliance
    • Integration with lifecycle management
    • Requirement traceability to verification and implementation
  • Project visibility
    • Collaboration data availability
    • Actionable data
    • Project progress management

Application Benefits

  • Testplan Author
    • Built on the Questa Unified Coverage DataBase (UCDB) testplan infrastructure to seamlessly integrate within existing verification flows
    • Take advantage of verification process guidance to follow plan and requirements driven methodologies
    • Associate design requirements with testplan elements and RTL implementation to deliver full, safety compliant traceability
  • Regression Navigator
    • Built on the Questa verification run manager infrastructure to provide consistency and coherence with existing verification flows
    • Failure signature analysis to improve regression efficiency and turnaround times
    • ML assisted test selection to optimize regression run times and enable early debug
  • Coverage Analyzer
    • Bring team-based analysis to the Questa UCDB to drive an efficient collaborative closure process
    • Unique analytics for accelerated understanding to navigate, guide, and prioritize for the most effective route to closure
    • Pinpoint the biggest holes and match similar, formed patterns using ML accelerated coverage closure
  • Verification Insight
    • Centralized dynamic portal for multi-project visibility to drive planning, organization, and management to achieve verification goals
    • Understand past performance and make projections with historical multiple and cross-domain metric analysis
    • Optimize verification environments with predictive and prescriptive verification analytics

Verification IQ Resources

Upcoming Webinar

  • Questa Verification IQ: Boost verification predictability and efficiency with Big Data - Tuesday, April 11th

Press

  • Big Data for Verification – Inspiration from Large Language Models
  • Unleashing the Power of Verification Data with Machine Learning
  • Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
  • A New Era In Requirements Management
  • Achieving Faster Design Verification Closure
  • The profile of a data-driven IC design verification tool

White Papers

  • Improving Verification Predictability and Efficiency Using Big Data
  • Verification data analytics with machine learning
  • Intelligent requirements traceability for ISO 26262

On-Demand

  • Collaborative Verification Management & Coverage Analysis
  • Traceability for Automotive Standards Compliance
  • Comprehensive Metrics-Based Methodology to Achieve Low-Power System-on-Chips

Verification IQ Framework

Testplan Author is our plan and requirements driven front-end, providing a collaborative testplan editor to capture the testplan that drives the verification process. Testplan Author is integrated tightly with the other Questa Verification IQ applications and supports coverage from multiple engines. It employs the power of lifecycle management through integration with ALM tools, such as Siemens Polarion™.

Using Open Services for Lifecycle Collaboration (OSLC), Testplan Author allows data to be both managed within each domain and dynamically available to each domain.

Questa Verification IQ | Framework

It maintains a tight digital thread using requirements tools, like Polarion, and by providing complete traceability — from requirements to implementation and verification results — for safety compliance. OSLC provides the ability to have an agnostic solution to support other tools like Siemens Teamcenter® and IBM Engineering Requirements Management DOORS Next.


Regression Navigator is the collaborative front-end to our regression engine, providing visibility and controllability of regressions in a device and OS independent interface. Integrated tightly with Questa Verification Run Manager (VRM), it enables collaborative launching of regressions and the ability to analyze results across multiple regressions, from multiple users, across multiple projects.

Regression Navigator’s power is not only due to the collaborative running of regressions but also in regression analysis. With all results stored in a single place, it is possible to gain insights into results across the history of a test. This allows analytics to be applied to data to provide information that would be hard to correlate any other way. Automated bucketing of failures is achieved by analyzing the results of each test in the regression and applying ML to improve debug turnaround time.


Coverage Analyzer accelerates coverage closure by applying analytics to the coverage closure problem. By providing team based collaborative closure and sharing URLs, collaborative exclusions, and many more team-based features, it improves the understanding of the coverage model, supporting code coverage, functional coverage, and testplan coverage. Coverage Analyzer applies analytics to visualizations, giving insights into coverage in different dimensions, using heat maps, distribution graphs, network graphs, expression trees, and much more. Customers claim 3–5X faster closure with Coverage Analyzer compared to structural-based coverage analysis tools.


Verification Insight provides the ability to build project metric dashboards. A major benefit is its ability to capture verification data that would traditionally be lost in most user environments. These metrics can be viewed in various dashboards made up of customizable widgets. Although Verification Insight is tightly integrated with the other Questa Verification IQ applications, it can be used as a standalone tool. Verification Insight concentrates on providing visualizations and insights into what happened, and why, utilizing trending data, gauges, and cross analytics.

Verification Insight stores data throughout the verification process and across multiple projects, with features for historical data management. This allows ML based predictive and prescriptive analytics to be applied to accelerate and improve the verification process.

View fact sheet.

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA