|
Using interface in testbench and for modules connection
|
|
1
|
57
|
January 5, 2026
|
|
Connection using modports with different signals
|
|
6
|
71
|
December 12, 2025
|
|
Illegal combination of procedural drivers
|
|
3
|
522
|
October 28, 2024
|
|
Interface Array and Generic Interface
|
|
2
|
192
|
October 16, 2024
|
|
Check the interface type using parameterized interface
|
|
2
|
166
|
July 8, 2024
|
|
Parameter type in interface
|
|
1
|
265
|
April 16, 2024
|
|
"Undefined module: <interface> was used. Port connection rules will not be checked at such instantiations."
|
|
2
|
359
|
March 27, 2024
|
|
Task arguments behaviour in SV interface
|
|
5
|
564
|
February 28, 2024
|
|
Assign parameter in interface
|
|
5
|
457
|
February 18, 2024
|
|
Error during testbench to dut connection using asbtract class + interfaces
|
|
4
|
404
|
December 29, 2023
|
|
Interface modport: one signal always connected to a default value
|
|
5
|
631
|
November 29, 2023
|
|
Interface direct connection at top level
|
|
1
|
336
|
October 5, 2023
|
|
Interface BFM and port direction
|
|
1
|
427
|
September 23, 2023
|
|
About clock skew of interface
|
|
0
|
322
|
September 14, 2023
|
|
How can I loop through a series of separate interfaces?
|
|
0
|
643
|
May 16, 2023
|
|
Access internal signals wire/reg of DUT in interface
|
|
1
|
552
|
May 9, 2023
|
|
Use interface signals as inout in systemverilog
|
|
3
|
969
|
April 3, 2023
|
|
D Flip Flop Design without SV TB Environment
|
|
3
|
1119
|
December 26, 2022
|
|
How use interface in verification of a module that has not use interface?
|
|
1
|
412
|
December 20, 2022
|
|
Dynamic array concatenation problem
|
|
3
|
1000
|
December 10, 2022
|
|
Memory verification
|
|
4
|
917
|
October 9, 2022
|
|
Spy Interface
|
|
2
|
790
|
August 17, 2022
|
|
Port directions in an interface with modports
|
|
5
|
1036
|
July 13, 2022
|
|
Assign to interface input inside Class
|
|
3
|
614
|
June 14, 2022
|
|
Difference between input and wire clock to an interface
|
|
4
|
1566
|
May 19, 2022
|
|
Interface design for an unidirectional bus
|
|
1
|
863
|
August 31, 2021
|
|
Compiling a package and an interface into a library
|
|
1
|
1193
|
August 13, 2021
|
|
Best Interface Sharing Technique between IP/Sub-System and SOC Flows?
|
|
6
|
2529
|
August 13, 2021
|
|
Question on the use of interfaces to bundle up vectors
|
|
1
|
650
|
July 14, 2021
|
|
How to connect unconstrained array of VHDL records to SV interface
|
|
1
|
915
|
June 20, 2021
|