vhdl-record-element-connect-systemverilog
| Topic | Replies | Views | Activity | |
|---|---|---|---|---|
| How to connect unconstrained array of VHDL records to SV interface |
|
1 | 930 | June 20, 2021 |