Search form

Main menu

My Account Menu

UVM Connect

UVM Connect

UVM Connect is a new open-source UVM/OVM-based library that provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog UVM/OVM models and components. It also provides a UVM Command API for accessing and controlling UVM simulation from SystemC (or C or C++). UVM Connect allows you to reuse your SystemC architectural models as reference models in UVM/OVM verification and/or reuse SystemVerilog UVM/OVM agents to verify models in SystemC. It also effectively expands your VIP portfolio since you now have access to VIP in both languages. UVM Connect allows you easily to develop integrated verification environments where you take advantage of the strengths of each language to maximize your verification productivity.

Version 2.2 of UVM Connect supports OVM as well as UVM, preserving the easy migration from OVM to UVM, and is designed to work with all simulators that support the IEEE 1800 SystemVerilog and IEEE 1666 SystemC standards.

UVM Connect Sessions

Introduction to UVM Connect

This session introduces UVM Connect and explains the benefits of adoption.

Connections

This session shows how to establish connections between components.

Converters

This session shows how to write the converters that are needed to transfer transaction data.

UVM Command API

This session shows how control key aspects of UVM simulation from SystemC.

UVM Connect Resources

UVM Connect

So what does this new capability allow you to do? UVM Connect enables the following use models, all designed to maximize IP reuse: Abstraction Refinement— Reuse your SystemC architectural models as reference models in UVM verification.
Horizons Article

UVM Connect Interview

Graham Bell from EDA Cafe interviews Tom Fitzpatrick at DVCon 2012.
Watch Interview

UVM Connect

UVM Connect Course | Subject Matter Expert - Adam Erickson | UVM/OVM Topic

UVM Connect will demonstrate how to reuse your SystemC architectural models and/or reuse SystemVerilog UVM agents to verify models in SystemC.

UVM Connect 2.2 Kit

The UVM Connect library makes connecting TLM models in SystemC and UVM in SystemVerilog a relatively straightforward process. Download the complete working example.
2.2 Kit

UVM Connect Guide

This download includes the complete UVM Connect Guide from the UVM/OVM Cookbook.
View Guide

Q: Who should be using UVM Connect?

A: Anyone who wants to combine both SystemVerilog UVM and SystemC in a common verification environment. This includes SystemC designers who want to leverage SystemVerilog UVM functionality to add functional coverage and constrained-random stimulus to their verification environment. It also includes SystemVerilog designers who want to use SystemC models as reference models in their environment or any other application that requires components of both languages to run together.

Q: Is UVM Connect a package separate from UVM?

A: Yes, UVM Connect is a separate package that is loaded independently from your UVM and/or SystemC environment. The UVM Connect kit includes the library code, examples and a hypertext User's Guide.

Q: How do I connect a UVM SystemVerilog component to a SystemC component?

A: Both UVM and SystemC support the TLM1 and TLM 2 interface standards. UVM Connect lets you connect TLM ports in one language to the corresponding TLM ports in the other. The library allows you to specify converter functions to transform the transaction object between languages. If you are already using the TLM generic payload, the conversion is handled automatically.

Q: How does SystemC control or interact with UVM SystemVerilog?

A: UVM Connect defines an API that allow SystemC models to affect UVM behaviors, including set/get config, factory overrides and issuing UVM messages.

Q: Do I need to rewrite my SystemC environment or components to mimic UVM structures or functionality?

A: No. Since SystemC already supports TLM, your existing SystemC components and environment can be used as-is with UVM Connect.

OVM Gets Connected

When UVM Connect was first released, the multilingual connection between IEEE Std. 1800™ (SystemVerilog) and IEEE Std. 1666™ (SystemC) standards bridged the two languages to allow design and verification engineers to access UVM from SystemC or SystemVerilog to exploit native languages advantages.
Blog Post

Mentor Graphics Extends UVM Connect to Support OVM

The UVM Connect architecture facilitates easy connection with other environments beyond the initially supported UVM and SystemC. With UVM Connect 2.2, teams using OVM can connect with SystemC models and other environments as well.
Press Release

Introducing UVM Connect

As design teams move to higher levels of abstraction for system-level architectural exploration and definition, the need for efficient and reusable functional models becomes imperative. Design and verification teams work with a plethora of functional models sourced in different design languages, primarily SystemC and SystemVerilog, where the choice of language is made in order to exploit the advantages of the native language.
Blog Post

Mentor Graphics Drives Broader Adoption of UVM

As design teams move to higher levels of abstraction for system-level architectural exploration and definition, the need for efficient and reusable functional models becomes imperative. Design and verification teams work with a plethora of functional models sourced in different design languages, primarily SystemC and SystemVerilog, where the choice of language is made in order to exploit the advantages of the native language.
Press Release

UVM Connect Overview

UVM Connect provides TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog models and components. It also provides a UVM Command API for accessing and controlling UVM simulation from SystemC (or C or C++).
Cookbook Recipe

UVM Connect Connections

To communicate, verification components must agree on the data they are exchanging and the interface used to exchange that data. TLM connections parameterized to the type of object (transaction) help components meet these requirements and thus ease integration costs and increase their reuse.
Cookbook Recipe

UVM Connect Conversion

UVMC provides built-in support for the TLM generic payload (TLM GP). You don't need to do anything regarding transaction conversion when using TLM GP. Use of the TLM GP also affords the best opportunity for interoperability between independently designed components from multiple IP suppliers
Cookbook Recipe

UVM Connect Command API

Use of configuration objects is strongly recommended over one-at-a-time integrals and strings. You can pass configuration for an entire component or set of components with a single call, and the configuration object is type-safe to the components that accept those objects.
Cookbook Recipe

UVM Connect

UVM Connect Session | Subject Matter Expert - Tom Fitzpatrick | UVM Recipe of the Month Seminar

This Verification Cookbook seminar introduces UVM Connect; providing TLM1 and TLM2 connectivity and object passing between SystemC and SystemVerilog UVM models and components.