Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Low Power Verification - 4/29
      • Fault Campaign for Mixed-Signal - 5/4
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • CDC+RDC Analysis
      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • June 2013
  • An Up-sized DAC Issue Takes the Stage

An Up-sized DAC Issue Takes the Stage

Verification Horizons - Tom Fitzpatrick, Editor

An Up-sized DAC Issue Takes the Stage by Tom Fitzpatrick, Editor and Verification Technologist

Tom Fitzpatrick

"Building a theater set is not unlike what we do as verification engineers. It involves modeling the "real world," often at a higher level of abstraction, and it has hard deadlines."
—Tom Fitzpatrick

Building a theater set is not unlike what we do as verification engineers. It involves modeling the "real world," often at a higher level of abstraction, and it has hard deadlines. "The show must go on," after all. Productivity is also key because all of us building the set are volunteers. We reuse set pieces whenever we can, whether it's something we built for a past production or something we borrowed from a neighboring group. And we often have to deal with shifting requirements when the director changes his mind about something during rehearsals. Oh, and it also involves tools – lots of tools. However, there is one important way in which set construction is different from verification. Those of us building theater sets know our work only has to stay up for two weeks and that no one in the audience is going to see it from closer than thirty feet away. In contrast, all engineers know the chips they verify must work a lot longer under much closer scrutiny.

One of the most challenging things about doing musical theater is the audition. It's your one chance to make the right impression on the director who decides which performers will be in the show. For engineers, our audition is the interview, and our first article today, "Interviewing a Verification Engineer," by Akiva Michelson of Ace Verification, will walk you through this process. As an interviewer, I hope you'll find this article useful to help you identify the best candidate for your team. And as a candidate, it'll show you what you ought to prepare for.

A well-built set piece that can be used over and over again is truly a treasure. Similarly, a well-built configurable Verification IP component (VIP) can have a huge impact on your productivity. In "Maximum Productivity with Verification IP," you'll see how Mentor VIP provides a self-contained piece of your verification environment that includes everything you need to ensure that your design correctly implements a standard protocol, such as PCIe.

Part of the magic of set construction is that the set isn't really complete until it is painted and the lighting is set. The paint and the lights work together to emphasize certain aspects of the set and to focus the audience's attention where the director wants it. Our next article, "Power Up Hardware/Software Verification Productivity," shows how our inFact intelligent testbench automation tool lets you specify your stimulus – in this case, your power control scenarios – at a higher level of abstraction that can then be targeted either to sequences in UVM or to software running on your embedded processor. The underlying inFact engine will handle the coordination of both hardware- and softwarebased stimuli, covering everything the way paint and lights cover a set.

While it's great to use software-based stimulus to verify hardware, it's also necessary to verify the software itself in the context of the hardware on which it will run. In "Noninvasive Software Verification Using the Vista Virtual Platform" we'll see how our Vista Virtual Platform tool lets you instrument your software in a transparent manner to enable coverage, profiling and other analysis of your target software in simulation without affecting the target behavior.

In our Partners' Corner, we have a trio of articles from users who will share their experiences using different Mentor Graphics tools on their projects. In "QVM: Enabling Organized, Predictable and Faster Verification Closure," our friends at SmartPlay Technologies show how they use Questa's Verification Manager (QVM) to turn the huge amounts of simulation data generated throughout a project into useful information to provide their customers with a well-managed verification flow. In "Verifying High Speed Peripheral IPs," you'll see how our friends at Mobiveil take advantage of Questa CoverCheck and Questa Clock- Domain Crossing (CDC) verification to be able to deliver "correct by construction for configurability" IP cores to their customers. Lastly, in "Confidence in the Face of the Unknown: X-state Verification," our friends at MediaTek discuss how formal X-checking capabilities in Questa can identify situations where X-propagation in simulation could mask problems that would show up in silicon.

In our Consultants' Corner, we have three more articles in which consultants share their knowledge and experience in developing verification infrastructure that you may find useful on your own projects. In "Making it Easy to Deploy the UVM," our friends at Frobas GmbH show how the regular structure of a UVM testbench enables them to automate the creation of UVM environments, including some sequences and tests. Once the environment is up and running, they show the benefits of using Questa Verification Manager on a regular basis to help monitor verification progress. In "NoC Generic Scoreboard VIP," the engineers at Test and Verification Solutions explain how they developed a UVM Network-on-Chip (NoC) scoreboard component. The article discusses many of the issues you'll need to think about when developing a verification environment involving multiple transaction types and protocols – useful information whether you use this component directly or not. We round out the Consultants' Corner with "Flexible UVM Components: Configuring Bus Functional Models," from our friends at Ensilica. In this article, which builds on "Polymorphic Interfaces: An Alternative for SystemVerilog Interfaces" from our November, 2011 issue, you'll see how to use wrapper classes and a few simple rules to implement a bus functional model (BFM) as a SystemVerilog interface that appears to the test like it's a UVM component.

We conclude this special issue with two papers from last February's DVCon. The first, "Monitors, Monitors Everywhere – Who Is Monitoring the Monitors?" by my colleagues Rich Edelman and Raghu Ardeishar, won a Best Poster award for the conference. When you read it and learn about the myriad of issues that must be considered when designing monitors and scoreboards, you'll see why. Last but not least, "The Need for Speed: Understanding Design Factors That Make Multi-Core Parallel Simulations Efficient," you'll learn how best to take advantage of Questa's new Multi-Core Multi-Computer (MC2) technology to maximize your run-time performance.

So, there you have it – our Texas-sized issue of Verification Horizons. If you're at DAC this week, stop by and say hi. I have plenty of videos of Megan's performances on my phone and I'll be happy to show them off.

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • An Up-sized DAC Issue Takes the Stage

  • Interviewing a Verification Engineer

  • Maximum Productivity with Verification IP

  • Power Up Hardware/Software Verification Productivity

  • Non-invasive Software Verification using Vista Virtual Platforms

  • QVM: Enabling Organized, Predictable, and Faster Verification Closure

  • Verifying High Speed Peripheral IPs

  • Confidence in the Face of the Unknown: X-state Verification

  • Making it Easy to Deploy the UVM

  • NoC Generic Scoreboard VIP

  • Flexible UVM Components: Configuring Bus Functional Models

  • Monitors, Monitors Everywhere – Who Is Monitoring the Monitors?

  • The Need for Speed: Understanding Design Factors that Make Multi-core Parallel Simulations Efficient

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy