• Skip to main content

Verification Academy Live

Tuesday, Jun 03rd-6:30 AM PDT

Hudson, MA | American Heritage Museum

Register Now!

Fault Simulation Webinar

Wednesday, Jun 04th-8:00 AM PDT

Enhancing Automotive Safety Verification Using Questa One Sim FX

Register Now!

Verification Academy Live

Thursday, Jun 05th-7:30 AM PDT

Huntsville, AL | Siemens Training Center

Register Now!

Coverage Webinar

Wednesday, Jun 18th-8:00 AM PDT

Accelerating Functional Coverage with Questa One CX

Register Now!
SIEMENS Verification Academy
  • Log In
  • Register
  • Solutions

    The Verification Academy Solutions section delivers focused insights into key market segments and verification products that address today’s emerging challenges. Explore how advanced technologies and methodologies—spanning functional verification, safety, security, and more—are applied to solve real-world design problems. This curated content brings together best practices, expert perspectives, and proven tools to accelerate verification success.

    • Techniques
    • Safety & Security
    • Methodology
    • All Solutions
    Techniques
    • Design for Test Verification
    Safety & Security
    • Functional Safety
    Methodology
    • Unified Coverage
    Design for Test Verification
    • Accelerating DFT Sign-Off with Questa One
    Functional Safety
    • Functional Safety for ISO 26262
    • Functional Safety for DO-254
    Unified Coverage
    • Questa One Unified Coverage Solution: Transforming Verification Through Intelligence
    • Boost Your Verification Productivity with Questa Verification IQ
    • Coverage Closure Acceleration Using Collaborative Verification IQ Tool
    Functional Safety for ISO 26262
    • Accelerated Assurance with Questa One Functional Safety
    Functional Safety for DO-254
    • Introduction to DO-254
  • Topics

    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • UVM
    • Simulation & Debug
    • Methodology & Standards
    • Questa Design Solutions
    • Verification Management & IP
    • All Topics
    UVM
    • UVM Connect
    • UVM Framework
    • SystemVerilog
    Simulation & Debug
    • Simulation
    • Debug
    Methodology & Standards
    • Coverage
    • FPGA Verification
    • Functional Safety
    • Low Power
    • Portable Stimulus
    Questa Design Solutions
    • Clock-Domain Crossing
    • Formal Verification
    • Reset-Domain Crossing
    Verification Management & IP
    • Verification IQ
    • Verification IP
    • Verification Planning
  • Cookbooks

    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM
    • Guidelines & Migration
    • Class Reference
    • Coverage
    • All Cookbooks
    UVM
    • UVM Basics
    • UVM Testbench
    • UVM Configuring a Test Environment
    • UVM Analysis Components & Techniques
    • UVM Sequences
    • UVM Messaging System
    • UVM Stimulus Techniques
    • UVM Register Abstraction Layer
    • UVM Debugging
    • UVM Connect
    Guidelines & Migration
    • SystemVerilog Coding
    • SystemVerilog Performance
    • UVM Coding
    • UVM Performance
    • UVM 1800.2
    • UVM 1.2
    • OVM to UVM
    • Deployment
    • Code Examples
    Class Reference
    • UVM 1.2
    • UVM 1.1d
    • UVM 1.1c
    • UVM 1.1b
    • UVM 1.1a
    Coverage
    • Coverage Metrics and Process (Theory)
    • Coverage Examples (Practice)
    • Appendices
  • All Content

    Browse all content in the Verification Academy

    • By Type
    • By Video
    • By Tag
    • By Audience
    • All Content
    By Type
    • Blog Posts
    • Cookbook Chapters
    • Slide Decks
    • Verification Horizon Articles
    • White Papers
    By Video
    • Demo
    • Lesson
    • Seminar
    • Session
    • Webinar
    By Tag
    • SystemVerilog
    • AI/ML
    • UVMF
    • Testbench
    • Industry Trends
    By Audience
    • Beginner
    • Intermediate
    • Advanced
  • Forums

    • Forums
    • By Tags
    • By Topic Status
    • All Forums
    Forums
    • UVM
    • SystemVerilog
    • Coverage
    By Tags
    • Assertion
    • SystemVerilog
    • Constraint
    • Sequence
    • RAL
    By Topic Status
    • By Latest
    • By Unsolved
    • By Solved
  • More

    • Verification Academy
    • Siemens EDA
    • Siemens Learning Center
    Verification Academy
    • VA Live - Upcoming Webinars
    • VA Live - On-Demand
    • Verification Horizons Blog
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • VA Live 2025
    • osmosis
    • User2User 2025
    • Verification Jobs @ Siemens
    Siemens Learning Center
    • Learning Memberships
    • Learning Labs
    • On-Demand Training
    • Instructor Led
    • Badging and Certification
    VA Live - Upcoming Webinars
    • Coverage
    • Functional Safety
    VA Live - On-Demand
    • Debug
    • Formal Verification
    • FPGA Verification
    • Functional Safety
    • Questa Design Solutions
    • SystemVerilog
    • Verification IP
    • Verification IQ
    • Verification Planning
    Verification Horizons Blog
    • Closing the Gap in Software Skills for Verification Engineers
    • Accellera announces fee-free availability of IEEE Std. 1801™-2024
    • Got Coverage?
    • Update from the Standards World: Accellera Approves UVM-MS 1.0 Standard
    Events & Webinars
    • Siemens EDA at DAC 2025
    • PCI-SIG Developers Conference 2025
    VA Live 2025
    • Hudson, MA | June 3rd
    • Huntsville, AL | June 5th
    • Post Event Archive
    osmosis
    • osmosis 2025
    • osmosis 2024
    • osmosis 2023
    • osmosis 2022
    User2User 2025
    • North America
    • Europe
    • Library Archive
    Coverage
    • Accelerating Functional Coverage with Questa One CX
    Functional Safety
    • Enhancing Automotive Safety Verification Using Questa One Sim FX
    Debug
    • Faster Debug of Complex Testbenches using Visualizer
    • Win the Tick to Trade Race by Root Causing Bugs Faster with QuestaSim
    • Prevent Performance Problems with Prompt RTL Profiling
    • Accelerate Development Using Advanced Debugging Approaches
    Formal Verification
    • Streamlining FPU Verification with an Alternative to C-reference Model Approaches
    • Explore How to Protect Against Data Corruption with Formal Security Verification
    • Questa Formal Verification IP AMBA: Achieve Protocol Compliance in Designs
    • Functional Verification Workflow for Trusted and Assured Microelectronics
    FPGA Verification
    • Securing your FPGA Design from RTL through to the Bitstream
    • Improving FPGA Safety and Security Compliance: FPGA Equivalence Checking from RTL to the Bitstream
    • Bringing Model-based Systems Engineering to IC and FPGA Design
    • ModelSim to Questa - Productivity Features
    Functional Safety
    • Enhancing Defect Coverage in DFT
    • Safety Analysis for Automotive Chips Based on ISO 26262
    • An End-to-End Functional Safety Solution for Automotive ICs Based on ISO 26262
    • Union of SoC Design & Functional Safety FlowUnion of SoC Design & Functional Safety Flow
    Questa Design Solutions
    • Improving Designer Productivity and Enabling Faster RDC Verification Closure with Machine Learning
    • New Advanced Techniques for Reset Domain Crossing (RDC) Analysis
    • Continuous Integration (CI) Driving Efficient Program Execution
    • Questa Design Solutions as a Sleep Aid
    • Applying Machine Learning to Accelerate CDC Analysis
    • Formal and the Next Normal
    • Questa Lint vs Formal AutoCheck
    SystemVerilog
    • Introduction to SystemVerilog Assertions
    • Easy Test Writing with a Proxy-driven Testbench
    • Making Your DPI-C Interface a Fast River of Data
    • The Life of a SystemVerilog Variable
    Verification IP
    • Breaking Barriers: Ethernet 1.6T, Infiniband, UALink, and UEC Verification for Next-Gen Connectivity
    • PCIe Gen7 Verification with Siemens Avery Verification IP
    • Verifying the Next Generation High Bandwidth Memory Controllers for AI and HPC Applications
    • The Future of Multi-Die System Verification with UCIe
    Verification IQ
    • Streamlining Requirements Traceability using Questa Verification IQ Testplan Author
    • Smart Debug: Accelerate Root Cause Analysis and Reduce Debug Turnaround Time with Questa Verification IQ Regression Navigator
    • Smart Regression: Optimize Regression Efficiency Using Questa Verification IQ Regression Navigator
    • Boost Your Verification Productivity with Questa Verification IQ
    • Questa Verification IQ: Boost Verification Predictability and Efficiency with Big Data
    Verification Planning
    • Solving the Semiconductor Verification Crisis: From Problem to Productivity
    • Functional Verification Study - 2022
    • The Three Pillars of Intent-Focused Insight
    • Trends in Functional Verification

Breadcrumbs

  1. Home
  2. Topics
  3. Formal Verification

Sequential Logic Equivalence Checking

In this track, you will be introduced to the concept of sequential logic equivalence checking and its common applications. You will also learn how to start with Questa® SLEC to verify design optimization, bug fix/ECOs, low power clock gating logic, and safety mechanisms.

  • Formal Verification

Jin Hou

Last Updated Jul 2021
  • Clock Gating
  • Design Optimization
  • ECO
  • Equivalence Checking
  • Formal Verification
  • Low Power
  • RTL
  • Safety Mechanism
  • Sequential Analysis
  • SLEC
Begin Track

Track Navigation

Jump to item

  • Sequential Logic Equivalence Checking
  • 1. SLEC Introduction
  • 2. SLEC for Design Optimization
  • 3. SLEC for Bug Fix / ECO
  • 4. SLEC for Low Power Clock Gating
  • 5. SLEC for Safety Mechanism
  • Sessions

    • SLEC Introduction

      In this session, you will learn the concept of sequential logic equivalence checking (SLEC) and the common applications of SLEC.

      Track Jul 06, 2021 by Jin Hou

      • Formal Verification

    • SLEC for Design Optimization

      In this session, you will learn how to use SLEC to verify functional equivalence between two RTL designs before and after optimization.

      Track Jul 06, 2021 by Jin Hou

      • Formal Verification

    • SLEC for Bug Fix / ECO

      In this session, you will learn how to use SLEC to verify that bug fix/ ECO doesn’t introduce new bugs.

      Track Jul 06, 2021 by Jin Hou

      • Formal Verification

    • SLEC for Low Power Clock Gating

      In this session, you will how to use SLEC to verify that the design works the same with and without added low power clock gating logic.

      Track Jul 06, 2021 by Jin Hou

      • Formal Verification

    • SLEC for Safety Mechanism

      In this session, you will learn how to use SLEC to verify that the design’s safety mechanism handles faults as required.

      Track Jul 06, 2021 by Jin Hou

      • Formal Verification

  • Overview

    Sequential logic equivalence checking (SLEC) is effective in finding bugs in new logic required to reduce dynamic power consumption, validating last minute ECOs, or verifying that design optimizations aren’t too aggressive. It is also very efficient in verifying safety mechanisms used in ISO 26262 and other fault mitigating designs. SLEC’s effectiveness comes from using exhaustive formal verification algorithms, which do not require a testbench; and indeed are completely automated so the user does not need to know about formal technology themselves.

    Given the formal-based nature of the analysis, SLEC can prove functional equivalence of the two designs for all inputs and all time, or identify any differences between the two designs.

    In contrast, simulation-based approaches cannot prove sequential equivalence. Indeed, even with well-written constrained-random testbenches, simulation may find functional differences depending on the quality of the testbenches but such analysis could still miss critical corner cases. As such, SLEC can save a lot of re-simulation time after small modifications of the design.

    In this track, you will be introduced to the concept of sequential logic equivalence checking and its common applications. You will also learn how to start with Questa® SLEC to verify design optimization, bug fix/ECOs, low power clock gating logic, and safety mechanisms.

  • Forum Discussion - Equivalence Checking

    • How to certify RTL working at last moment

      Oct 13, 2020 SystemVerilog
    • Could system_verilog feature "interface" apply to module development?

      Feb 13, 2020 SystemVerilog
    • News Notification: Academy Survey, Two New Courses, Verification Horizons and Formal Verification Seminar

      Administrator1 Jul 05, 2017 Announcements
    • Why do we do Equivalence Check on RTL vs Gate Netlist?

      Reuben Aug 31, 2016 SystemVerilog
    • Difference between Formal Verification through Model Checking & Assertion Based Formal Verification

      Karan Dec 20, 2015 SystemVerilog
    • Recommended UVM scoreboard architecture

      Jul 09, 2015 UVM
    • Academic division of verification approaches

      mohammed Jul 02, 2012 UVM
    Join the Equivalence Checking Discussion
SIEMENS Siemens Digital Industries Software
Portfolio
  • Cloud
  • Design, Manufacturing and PLM Software
  • Electronic Design Automation
  • Insights Hub
  • Mendix
How to Buy
  • Buying with Siemens
  • Buy Online
  • Partners
  • Academics
  • Renewals
  • Refund Policy
Siemens
  • About Us
  • Careers
  • Community
  • Events
  • Leadership
  • News and Press
  • Trust Center
Contact
  • VA - Contact Us
  • HLS - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Provide Feedback
  • Report Piracy

© Siemens 2025

  • Terms of Use
  • Privacy Policy
  • Cookie Statement
  • DMCA
  • Whistleblowing