Issue with RAL Coverage bins creation
|
|
3
|
30
|
May 16, 2024
|
Why does the RAL read() update the mirrored AND desired register model values?
|
|
3
|
2974
|
May 6, 2024
|
Providing the RAL with protocol layer implemented with virtual sequence/sequencer
|
|
1
|
71
|
March 18, 2024
|
UVM RAL: Can we always use backdoor access instead of frontdoor access?
|
|
2
|
598
|
March 9, 2024
|
UVM Adapter for Pipelined protocols like AHB, AXI etc
|
|
0
|
124
|
February 24, 2024
|
Virtual registers and uvm_mem examples
|
|
0
|
90
|
February 6, 2024
|
What is backtracking in brief and how we do that ?
|
|
1
|
126
|
December 29, 2023
|
In UVM RAL, I have 2 active agentS,only one adaptor. how to work 2 transaction in one adaptor?
|
|
0
|
145
|
December 29, 2023
|
Access (to W/R) 2 Specific fields in a 32-bit register
|
|
1
|
149
|
December 27, 2023
|
Mirrored Value is not getting updated for second reg model's write/read calls
|
|
0
|
231
|
September 4, 2023
|
UVM RAL: REG SEQUENCE CLASS
|
|
0
|
141
|
August 30, 2023
|
UVM reg atomicity for write/read tasks
|
|
5
|
2430
|
July 16, 2023
|
How to read all the register in RAL model using reg_map?
|
|
4
|
3270
|
July 5, 2023
|
UVM Ral Indirect Access
|
|
0
|
307
|
May 18, 2023
|
Problem in ral modelling for certain scenario
|
|
0
|
293
|
February 25, 2023
|
How to get the RAL model handle in Scoreboard
|
|
2
|
914
|
December 22, 2022
|
Re-lock RAL model
|
|
0
|
370
|
September 20, 2022
|
Can I use ">>" on the configure function in RAL model?
|
|
3
|
474
|
July 4, 2022
|
RAL Model Doubts
|
|
15
|
3048
|
April 7, 2022
|
Communication between predictor and RAL model
|
|
0
|
626
|
October 27, 2021
|
Post_predict callback getting call twice in case reg sequence
|
|
1
|
813
|
September 27, 2021
|
[RAL] Monitoring write and read transactions with a protocol that works in two cycles
|
|
1
|
1039
|
July 27, 2021
|
Does get_reg_by_offset provide the register link if used at the top level reg_map?
|
|
0
|
509
|
June 2, 2021
|
VHDL Slicing in RAL Backdoor Paths - Possible?
|
|
1
|
786
|
May 18, 2021
|
Uvm_backdoor and uvm_frontdoor parallel access to a register
|
|
5
|
2153
|
March 27, 2021
|
Reuse constraints in child classes
|
|
1
|
901
|
February 15, 2021
|
RAL Model register field read/write
|
|
1
|
1961
|
February 10, 2021
|
Register Modeling
|
|
10
|
1573
|
November 23, 2020
|
Where to place sample_values() for getting coverage in UVM RAL?
|
|
3
|
1523
|
November 17, 2020
|
UVM RAL on two different interfaces in the system
|
|
0
|
867
|
October 19, 2020
|