SVA - check signal value not changing during the entire clock cycle
|
|
7
|
71
|
May 17, 2024
|
Locators for packed arrays
|
|
3
|
14
|
May 16, 2024
|
Wr_en is high for one extra clock cycle even if fifo full is asserted
|
|
1
|
15
|
May 16, 2024
|
Ignoring array of bins in cross
|
|
10
|
1929
|
May 15, 2024
|
Why assertion failure at 15ns
|
|
1
|
29
|
May 14, 2024
|
Understanding the performance impact of SVA construct
|
|
5
|
1106
|
May 14, 2024
|
Multiple clocks in SVA assertion
|
|
1
|
32
|
May 13, 2024
|
System verilog randomization
|
|
1
|
37
|
May 12, 2024
|
About new tech learning
|
|
0
|
38
|
May 10, 2024
|
Randomize dynamic array with unique values
|
|
8
|
1355
|
May 9, 2024
|
Confusion about threads
|
|
2
|
42
|
May 8, 2024
|
Initializing a Register File
|
|
1
|
27
|
May 7, 2024
|
SVA: Package for dynamic and range delays and repeats
|
|
10
|
22769
|
May 7, 2024
|
System verilog interview questions
|
|
2
|
69
|
May 7, 2024
|
Discrepancy on legality of the consequent
|
|
9
|
103
|
May 6, 2024
|
Randomization of beats
|
|
2
|
42
|
May 6, 2024
|
Using goto repetition
|
|
4
|
308
|
May 4, 2024
|
Smart way to bundle up multiple RTL signals when passing to monitor
|
|
1
|
45
|
May 2, 2024
|
Randc variable randomization inside top sequence class
|
|
3
|
49
|
May 1, 2024
|
How to cover unsigned int
|
|
1
|
68
|
April 30, 2024
|
SystemVerilog Hiearchial Reference to UUT Internal Signal?
|
|
2
|
41
|
April 30, 2024
|
System verilog inheritance for sequences
|
|
4
|
48
|
April 30, 2024
|
Using sequence method triggered within Sampled value functions
|
|
5
|
98
|
April 27, 2024
|
How can you set order for the execution of initial begin blocks without using event or wait statements?
|
|
1
|
39
|
April 27, 2024
|
How text macro affect inside and outside pkg?
|
|
2
|
33
|
April 27, 2024
|
Performance problem
|
|
3
|
68
|
April 24, 2024
|
Constraint Randomization Interview Question
|
|
17
|
4331
|
April 24, 2024
|
Vopt-13412) Virtual methods of an object or built-in method are not allowed in event control expressions
|
|
1
|
41
|
April 23, 2024
|
Arr.sum() - constraint
|
|
1
|
89
|
April 23, 2024
|
What is the general difference between static and dynamic events in SystemVerilog?
|
|
3
|
932
|
April 23, 2024
|