Transcation and monitor establish a data flow of top-level interfaces, how do you monitor the data inside the dut for comparison in scb?
|
|
2
|
128
|
June 18, 2024
|
Smart way to bundle up multiple RTL signals when passing to monitor
|
|
1
|
101
|
May 2, 2024
|
2 process writing on an analysis port from monitor
|
|
11
|
964
|
March 18, 2024
|
The use of virtual interface in uvm_monitor
|
|
1
|
256
|
March 8, 2024
|
Doubt regarding to Monitor transaction collection
|
|
1
|
192
|
January 4, 2024
|
How to sample a UVM monitor if clock is not there
|
|
2
|
416
|
October 5, 2023
|
Monitor for interleaved data
|
|
4
|
576
|
October 15, 2022
|
How to pass a task output values from interface into the monitor?
|
|
1
|
1219
|
May 2, 2022
|
Strategy to monitor single signals
|
|
6
|
1658
|
July 11, 2021
|
Guidelines for using analysis port in monitor
|
|
3
|
1392
|
June 30, 2021
|
Why are we driving the read data after two clocks in driver and monitor of a simple memory design?
|
|
1
|
1039
|
March 29, 2021
|
Last pushback in queue in scoreboard write method, overriding all values in queue
|
|
3
|
2328
|
December 9, 2020
|
Monitor scoreboard Error
|
|
4
|
1380
|
March 12, 2020
|
Forever loop in fork_any : Understanding terminating condition
|
|
1
|
1167
|
October 14, 2019
|
Sampling logic in UVM monitor : on all the clocks
|
|
6
|
3527
|
March 27, 2019
|
Synchronization between UVM agents? UVM RAL to other agents
|
|
5
|
2273
|
May 12, 2017
|
UVM agent topology for request and response interfaces
|
|
3
|
2180
|
January 23, 2017
|
Variable data lengths in monitor
|
|
0
|
1475
|
March 5, 2015
|
UVM monitor for FSM
|
|
3
|
4839
|
May 20, 2014
|