Search Results
Filters
Advanced Search
2055 Results
-
Stepping into UPF 2.1 World: Easy Solution to Complex Power Aware Verification
Article - Jan 03, 2017 by Verification Methodology Team
-
So You Think You Have Good Stimulus: System-Level Distributed Metrics Analysis and Results
Article - Jan 03, 2017 by Andreas Meyer
-
Are You Really Confident That You Are Getting the Very Best From Your Verification Resources?
Article - Jan 03, 2017 by Darron May
Getting the very best from your verification resources requires a regression system that understands the verification process and is tightly integrated with Workload Management and Distributed Resource Management software.
-
Bringing Regression Systems into the 21st Century
Article - Jan 03, 2017 by Thom Ellis
Today's verification projects are responsible for verifying some of the largest and most complex designs we have ever seen. Accordingly, the gathering and tracking of development and verification metrics, including coverage and test results, is more important than ever to project success.
-
Jenkins Tutorial - Setup, Install, Configuration
Resource (Reference Documentation) - Dec 23, 2016 by Darron May
Questa VRM 10.5 has native support to allow use with the Questa VRM Jenkins plug-in. This plug-in will be made available on the Jenkins plug-in website once it is released but currently has to be installed from a file. This document gathers a few notes on how to install Jenkins, install the plug-in and set-up a demo design with Jenkins running VRM.
-
JUnit Plugin (required)
Resource (Reference Documentation) - Dec 23, 2016 by
-
Questa VRM
Resource (Reference Documentation) - Dec 23, 2016 by Darron May
This plugin adds the ability for Jenkins to publish results from Questa Verification Run Manager (VRM).
-
Jenkins Release
Resource (Reference Documentation) - Dec 23, 2016 by
The leading open source automation server, Jenkins provides hundreds of plugins to support building, deploying and automating any project.
-
Dashboard View (optional)
Resource (Reference Documentation) - Dec 23, 2016 by
-
Best Practices for FPGA and ASIC Development
Article - Dec 21, 2016 by Verification Horizons
-
Five Common Pitfalls To Avoid While Verifying PCIe® Based NVMe Controllers
Paper - Dec 19, 2016 by Saurabh Sharma
NVMe is gaining rapidly in mindshare among consumers and vendors. Some industry analysts are forecasting that PCIe® based NVMe will become the dominant storage interface over the next few years. With its high-performance and low-latency characteristics, and its availability for virtually all platforms, NVMe is a game changer. For the first time, storage devices and storage subsystems have a fundamentally different way to operate with host computers, unlike any previous storage protocol.
-
Five Common Pitfalls to Avoid while Verifying PCIe Based NVMe Controllers
Resource (Paper (.PDF)) - Dec 19, 2016 by Saurabh Sharma
NVMe is an optimized, high-performance scalable host controller interface designed to address the needs of Enterprise and Client systems that utilize PCI Express-based solid-state storage. Designed to move beyond the dark ages of hard disk drive technology, NVMe is built from the ground up for non-volatile memory (NVM) technologies.
-
Verifying Display Standards – A Comprehensive UVM-based Verification IP Solution
Paper - Dec 19, 2016 by Saumya Agrawal
The display protocol IP market is growing at a very fast pace. This is chiefly the outcome of the incredible increase in popularity of a wide variety of display source devices: such as DVD players, computer systems, and display sink/receiver devices: such as televisions, projectors, and display instruments. End users, the consumers, have also become more technologically savvy, increasing the demand for more and better products.
-
Verifying Display Standards – A Comprehensive UVM-based Verification IP Solution
Resource (Paper (.PDF)) - Dec 19, 2016 by Saumya Agrawal
The display protocol IP market is growing at a very fast pace. This is chiefly the outcome of the incredible increase in popularity of a wide variety of display source devices: such as DVD players, computer systems, and display sink/receiver devices: such as televisions, projectors, and display instruments. End users, the consumers, have also become more technologically savvy, increasing the demand for more and better products.
-
The Fundamental Power States for UPF Modeling and Power Aware Verification
Resource (Paper (.PDF)) - Dec 14, 2016 by Progyna Khondkar
This paper shares validation procedures for UPF strategies. Design examples and case studies demonstrate how to achieve power aware verification closure with state and transition coverage, as well as state cross-coverage of power domains and supply sets in more flexible and controllable ways.
-
The Fundamental Power States for UPF Modeling and Power Aware Verification
Paper - Dec 14, 2016 by Progyna Khondkar
This paper shares validation procedures for UPF strategies. Design examples and case studies demonstrate how to achieve power aware verification closure with state and transition coverage, as well as state cross-coverage of power domains and supply sets in more flexible and controllable ways. Eventually the power state concept realization allows probing further into the power management components for design and IP integration in different levels of designs, from RTL to PG-netlist.
-
What Is CDC Protocol Verification, Prevent Bugs in Your Silicon
Webinar - Dec 05, 2016 by Kurt Takara
In this session, we discuss the pros and cons of various approaches to verifying CDC protocols and we show how Questa CDC automatically generates protocol assertions.
-
What Is CDC Protocol Verification, Prevent Bugs in Your Silicon
Resource (Slides (.PDF)) - Dec 05, 2016 by Kurt Takara
In this session, we discuss the pros and cons of various approaches to verifying CDC protocols and we show how Questa CDC automatically generates protocol assertions.
-
How to Shorten Your Schedule with Interactive Formal Debug and Design Exploration
Webinar - Dec 05, 2016 by Mark Eslinger
In this session, you will learn how to shorten your formal debug time and how using formal to explore design functionality.
-
FPGA Prototyping: Maximize Your Enterprise Debug Productivity
Webinar - Nov 11, 2016 by Stephen Bailey
In this session, you will learn how to maximize your enterprise debug productivity.
-
Industry Trends in Today’s Functional Verification Landscape
Webinar - Nov 11, 2016 by Harry Foster
In this session, you will learn more about today's industry trends in the functional verification landscape including static and dynamic verification.
-
Enterprise Verification Debug and Analysis
Webinar - Nov 11, 2016 by Stephen Bailey
In this session, you will learn how debug and analysis fits into a platform-based verification solution.
-
System Level Debug & Analysis
Webinar - Nov 11, 2016 by Gordon Allan
In this session you will learn why block level methods don't work for system level verification and why design bugs commonly escape all the way to the prototyping lab and the debug technology alternatives available to address them.
-
Enterprise Debug for Formal
Webinar - Nov 11, 2016 by Joe Hupcey
In this session you learn more about formal-centric enterprise debug.
-
Enterprise Debug for Simulation
Webinar - Nov 11, 2016 by Moses Satyasekaran
In this session, you will learn more about common debug challenges and modern debug solutions.