Search Results
Filters
Advanced Search
1962 Results
-
An End-to-End Functional Safety Solution for Automotive ICs Based on ISO 26262
Webinar - Jan 29, 2025 by Jyothy M Jaganathan
In this webinar, you will learn more about Siemens EDA functional safety concepts and tool flow. In addition, we will walk you through our closed-loop solution; from requirements gathering, FMEDA, safety analysis, fault injection and back to merging the results to generate the work products necessary for certification.
-
Explore How to Protect Against Data Corruption with Formal Security Verification
Resource (Slides Download) - Jan 22, 2025 by Keerthi Devraj
In this webinar, you will learn about the importance of hardware security including; why robust hardware security is fundamental to all security applications, especially as hardware forms the backbone of critical systems and the implications of hardware breaches, which can lead to severe financial, reputational, and operational consequences.
-
Explore How to Protect Against Data Corruption with Formal Security Verification
Webinar - Jan 22, 2025 by Keerthi Devraj
In this webinar, you will learn about the importance of hardware security including; why robust hardware security is fundamental to all security applications, especially as hardware forms the backbone of critical systems and the implications of hardware breaches, which can lead to severe financial, reputational, and operational consequences.
-
Unlocking the Power of QuestaSim and Visualizer Integration
Resource (Slides Download) - Jan 15, 2025 by Justin Royse
In this webinar, you will learn how you can get faster simulation runs, smaller simulation databases. We will also cover qrun which simplifies your scripting environment by bringing together compilation, optimization and elaboration into a single command and fewer switches. Then we will cover how you can get better coverage performance using our Next-Gen Coverage engine.
-
Unlocking the Power of QuestaSim and Visualizer Integration
Webinar - Jan 15, 2025 by Justin Royse
In this webinar, you will learn how you can get faster simulation runs, smaller simulation databases. We will also cover qrun which simplifies your scripting environment by bringing together compilation, optimization and elaboration into a single command and fewer switches. Then we will cover how you can get better coverage performance using our Next-Gen Coverage engine.
-
Functional Verification of Digital Logic
Track - Jan 10, 2025 by Harry Foster
Dive into the world of functional verification with our advanced master’s-level course, developed in collaboration with North Carolina State University. This comprehensive program covers all essential aspects of creating sophisticated constrained-random, coverage-driven testbenches using SystemVerilog and UVM.
-
Verification Process Overview
Session - Jan 10, 2025 by Harry Foster
This session, with five lessons shown in the tabs below, covers the Verification Process: where to start, what needs to be done, and when verification is complete. Learn about directed testing, constrained-random stimulus, and coverage metrics. Explore testbench tasks, component roles, and reuse strategies. Understand UVM test flow, from selection to completion. By the end, you’ll master effective verification strategies.
-
Introduction to Functional Verification
Lesson - Jan 10, 2025 by Bob Oden
You will learn about the Verification Process, addressing three key questions. First, where to start? Even verifying a small design can be daunting. Starting right is crucial as it saves time and minimizes bug escapes. Second, what needs to be done? Each design has unique features to verify. Understanding required tasks is vital for planning, managing, and completing verification. Lastly, when is verification done? This common question arises as we near a project’s end.
-
Introduction to Functional Verification
Resource (Slides Download) - Jan 10, 2025 by Bob Oden
You will learn about the Verification Process, addressing three key questions. First, where to start? Even verifying a small design can be daunting. Starting right is crucial as it saves time and minimizes bug escapes. Second, what needs to be done? Each design has unique features to verify. Understanding required tasks is vital for planning, managing, and completing verification. Lastly, when is verification done? This common question arises as we near a project’s end.
-
Understanding the Two Main Testing Approaches
Lesson - Jan 10, 2025 by Harry Foster
You will learn about directed testing and constrained-random stimulus, the two main testing strategies. We’ll discuss where to apply each strategy and how to measure testing completeness using coverage metrics. By the end of this lesson, you’ll have a solid understanding of how to effectively apply these strategies in your verification process.
-
Understanding the Two Main Testing Approaches
Resource (Slides Download) - Jan 10, 2025 by Harry Foster
You will learn about directed testing and constrained-random stimulus, the two main testing strategies. We’ll discuss where to apply each strategy and how to measure testing completeness using coverage metrics. By the end of this lesson, you’ll have a solid understanding of how to effectively apply these strategies in your verification process.
-
What is a Reusable Testbench?
Lesson - Jan 10, 2025 by Tom Fitzpatrick
You will learn about testbench tasks, component roles, and customization for varied applications. You will also learn how to reuse components across projects, enabling efficient 'horizontal reuse'.
-
What is a Reusable Testbench?
Resource (Slides Download) - Jan 10, 2025 by Tom Fitzpatrick
You will learn about testbench tasks, component roles, and customization for varied applications. You will also learn how to reuse components across projects, enabling efficient 'horizontal reuse'.
-
How Can I Reuse Testbench Components?
Lesson - Jan 10, 2025 by Tom Fitzpatrick
You will learn how to build and customize reusable testbench components. Discover 'vertical reuse' from block level to system level in your project.
-
How Can I Reuse Testbench Components?
Resource (Slides Download) - Jan 10, 2025 by Tom Fitzpatrick
You will learn how to build and customize reusable testbench components. Discover 'vertical reuse' from block level to system level in your project.
-
UVM Test Flow
Lesson - Jan 10, 2025 by Bob Oden
You will learn the flow of a UVM test: selecting, starting, understanding stages, ending, and the roles of testbench components.
-
UVM Test Flow
Resource (Slides Download) - Jan 10, 2025 by Bob Oden
You will learn the flow of a UVM test: selecting, starting, understanding stages, ending, and the roles of testbench components.
-
Creating and Using a Test Plan
Session - Jan 10, 2025 by Bob Oden
This session, with two lessons shown in the tabs below, covers the purpose and content sources of a test plan. Learn how to finalize a test plan and use its fields to measure coverage achievement and identify gaps. By the end, you’ll understand how to effectively create and utilize a test plan for comprehensive verification.
-
Creating a Test Plan
Lesson - Jan 10, 2025 by Bob Oden
You will learn the purpose and content sources of a test plan in this important lesson.
-
Creating a Test Plan
Resource (Slides Download) - Jan 10, 2025 by Bob Oden
You will learn the purpose and content sources of a test plan in this important lesson.
-
Test Plan Fields
Lesson - Jan 10, 2025 by Bob Oden
You will learn how to finalize a test plan and use its fields to measure coverage achievement and identify gaps.
-
Test Plan Fields
Resource (Slides Download) - Jan 10, 2025 by Bob Oden
You will learn how to finalize a test plan and use its fields to measure coverage achievement and identify gaps.
-
Data Types and Procedural Statements
Session - Jan 10, 2025 by Bob Oden
This session, with four lessons shown in the tabs below, covers SystemVerilog’s default data types, variable declaration, and type casting. Learn about the two basic array types, their usage, and indexing. Explore the array types available and the methods for their use. Understand selection, loop, and jump statements in SystemVerilog. By the end, you’ll have a solid grasp of these fundamental concepts.
-
SystemVerilog Data Types
Lesson - Jan 10, 2025 by Bob Oden
You will learn SystemVerilog's default data types, variable declaration, and type casting in this informative session.
-
SystemVerilog Data Types
Resource (Slides Download) - Jan 10, 2025 by Bob Oden
You will learn SystemVerilog's default data types, variable declaration, and type casting in this informative session.