Topics tagged generate

Topic	Replies	Views	Activity
SystemVerilog generate label as signal name SystemVerilog SystemVerilog , generate , generate-block	1	53	March 28, 2025
How to use generate block in top module in UVM UVM UVM , generate , genvar , clockgeneraation , systemverilog-generate , system-verilog-interface-generate	5	600	June 12, 2023
Create Class names with Macro UVM SystemVerilog , UVM , generate , Macros-for-class	1	518	October 22, 2021
Index resolution in a macro used in a generate block SystemVerilog SystemVerilog , generate , macro , index	3	1725	May 12, 2021
Work around for generating particular code using generate block with dynamic variable in SVA for assert property SystemVerilog SystemVerilog , assertion , generate , SVA , Assertions-using-Generate-Block	8	1939	October 30, 2020
SV Generate SystemVerilog SystemVerilog , generate , clock , Assign-Delay	1	1247	July 24, 2020
Bind statements to VHDL generate block SystemVerilog SystemVerilog , bind , generate , VHDL	1	1018	August 12, 2019
Distributing task calls between SV implementations in "generate" blocks SystemVerilog SystemVerilog , generate , task , distributor	4	1272	February 27, 2019
Code within always @* in a generate doesn't inherit the generate for if (PARAMS) statement SystemVerilog SystemVerilog , generate , always	1	989	August 28, 2018
Parameter and generate usage in the interface SystemVerilog SystemVerilog , generate , parameter	2	1533	April 9, 2018
How to use numbered identifiers in a loop SystemVerilog SystemVerilog , generate , loop , numbering	1	1344	November 24, 2016
Combination of generate and macro SystemVerilog SystemVerilog , generate , macros	3	7652	August 21, 2014
Undeclared Identifiers in Conditional Generate Blocks SystemVerilog SystemVerilog , conditional , generate	4	6066	January 22, 2014