There is no specification defining the interaction of SystemVerilog and VHDL. The use of bind statements into a VHDL block will be vendor dependent and your results may vary depending on which tool you are using.
For additional assistance, refer to your tool documentation or contact your vendor support team.