The RISC-V Verification Interface (RVVI) – Test Infrastructure and Methodology Guidelines
The open standard ISA of RISC-V is at the forefront of a new wave of design innovation. The flexibility to configure and optimize a processor for the unique target application requirements has a lot of appeal in emerging and established markets alike. RISC-V can address the full range of compute requirements such as an entry-level microcontroller, a support processor, right up to the state-of-the-art processor arrays with vector extensions for advanced AI applications and HPC.
Full-access members only
Register your account to view The RISC-V Verification Interface (RVVI) – Test Infrastructure and Methodology Guidelines
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.