Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Creating an Optimal Safety Architecture  - February 9th
      • The ABC of Formal Verification - February 11th
      • Events Calendar
    • On Demand Seminars

      • I'm Excited About Formal...
      • Visualizer Coverage
      • Formal-based ‘X’ Verification
      • 2020 Functional Verification Study
      • All On-Demand Seminars
    • Recording Archive

      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • All Recordings
    • Mentor Training Center

      • SystemVerilog for Verification
      • SystemVerilog UVM
      • UVM Framework
      • Instructor-led Training
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • Questa Simulation Coverage Acceleration Apps with inFact
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Verification Horizons - March 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa® & ModelSim®
      • Questa® inFact
      • Functional Verification Library
  • Home
  • Verification Horizons
  • March 2020
  • Using Questa® SLEC to Speed Up Verification of Multiple HDL Outputs

Using Questa® SLEC to Speed Up Verification of Multiple HDL Outputs

Verification Horizons - Tom Fitzpatrick, Editor

 | Verification Horizons - March 2020 by Tomáš Vaňák, Codasip

Questa® SLEC, the formal analysis app from Mentor, was designed to automatically compare a block of code ("specification" RTL) with its functional equivalent that has been slightly modified ("implementation" RTL), helping design teams save considerable amounts of time and resources. Codasip, the leading provider of configurable RISC-V® IP, has come up with a new use of this tool: the verification team uses it to compare a fully UVM-verified HDL code, for example Verilog, with a new HDL output, such as SystemVerilog or VHDL, making sure that they are functionally identical – in a fraction of the time needed before. Total time required for full verification of a new processor design is then reduced by up to 66%, depending on the desired number of HDL outputs.

WHAT IS SLEC?

SLEC, or the Sequential Logic Equivalence Check, is used to formally verify that two designs that differ sequentially but are supposed to be functionally equivalent, really are equivalent—that is, that they produce the same output for the same input at all times. SLEC is typically used when a design has been modified in a small, yet operationally critical way, and verification of the new code is needed. RTL simulation can be also used for this purpose, but it is limited in testing all corner cases, which means that the verification will not be complete, thus not entirely reliable. RTL simulation is also very time-consuming.

WHAT IS QUESTA® SLEC?

The Questa® SLEC application was developed by Mentor, a Siemens Business, to perform a fast and reliable SLEC, which is a useful feature in many testing scenarios. The Questa® SLEC app performs SLEC by finding corresponding blocks of RTL code and comparing them through deep formal analysis. This automatic, formal-based approach covers the entire state space and all scenarios including rare corner cases and takes only hours or minutes (depending on design size and complexity), outperforming even the best-designed simulation.

Benefits of the Questa® SLEC tool include speed, exhaustiveness, optional customization of the whole process (input, runtime, output reports), and a user-friendly interface that summarizes any found differences in a well-arranged manner. Also, no knowledge of formal or assertion languages is required and no testbench needed, which means that the tool setup is fast and convenient.

Figure 1 - The Mentor Questa® SLEC flow


CODASIP DESIGN FLOW

At Codasip, we design new processor IPs in Codasip Studio, which is our own integrated set of EDA tools that covers the complete process of creating or customizing a core. Codasip Studio works with CodAL, our proprietary C-based language for processor architecture description.

The design process starts by the IP team describing the new processor in CodAL. From the CodAL representation, Studio can automatically produce all necessary outputs including a complete SDK, verification and testing environment, and any common HDL code such as VHDL, Verilog, and SystemVerilog, depending on customer’s needs and requests.

CODASIP VERIFICATION FLOW

The verification team must then ensure the logical equivalence of multiple HDL representations of the processor, in other words, the HDL output must be thoroughly verified to ensure that all the variants are functionally identical and correct.

Codasip’s verification methodology is based on a common approach: simulation and static formal analysis. We use standard full UVM verification to check that the resulting RTL corresponds to specification.

Our verification process takes two processor models, written in CodAL by two different engineers, as input: an instruction-accurate (IA) model and a cycle-accurate (CA) model. The IA model consists of a basic procedural description of the processor (what is to be done) and is used to generate an instruction set simulator, which then serves as a reference model for the functional verification – see Codasip's Verification Flow schema below. The CA model is essentially an IA model enhanced with a precise simulation of cycle-by-cycle timing (the "when") and is used to generate a cycle-accurate simulator and synthesizable RTL code, as shown below.

Figure 2 - Codasip's verification flow


How Questa® SLEC Fits in The Codasip Verification Flow

The verification team at Codasip decided to employ the Questa® SLEC app in the process of ensuring that each HDL representation is the same, expecting that it will significantly reduce total verification time. The workflow is as follows:

One of the HDL outputs, for example the Verilog code, is thoroughly verified using UVM as before. All other HDLs, for example VHDL and SystemVerilog, are then verified using Questa® SLEC to compare the code against the already verified one (Verilog).

Figure 3 - Codasip's Questa® SLEC flow


OPTIMIZATION OF THE QUESTA® SLEC FLOW

Although the formal analysis performed by Questa® SLEC is very fast, it can still take hours on more complex designs that contain many nested submodules. The more levels of module nesting, the more complicated the formal verification becomes, and the total time increases exponentially. As this complexity issue applies to Codasip’s processors, too, we had to come up with a suitable optimization of the whole process.

To avoid the exponential growth, the verification team wrote a script based on model decomposition to submodules. It instructs the Questa® SLEC tool to analyze each individual submodule separately, starting from those at the lowest level (the most deeply nested). Once a submodule is analyzed and compared to its counterpart in the other HDL code, it is “blackboxed” and the Questa® SLEC tool does not inspect it any further. Moving upwards through the model, higher-level modules are checked and marked as “blackbox”, which simplifies the whole process. Total runtime is thus reduced to a fraction of time needed without the optimization, going from hours to minutes.

RESULTS AND BENEFITS

The speed of the formal analysis performed by Questa® SLEC made it possible to accelerate verification of any additional HDL from tens of hours to tens of minutes. The following table shows the results for specific configurations of two Codasip’s RISC-V® cores from the Bk series, as shown below.

Table 1 - Codasip's RISC-V® cores configuration results


In the case of three HDL outputs, whole days and considerable effort can be saved, bringing financial benefits as well as a competitive advantage.

To sum up, Questa® SLEC from Mentor provided Codasip with a fast and reliable verification method for alternative HDL outputs which our verification team further enhanced with their own runtime optimization, saving hours of effort and ensuring better positioning thanks to faster time-to-market. Our results may serve as an inspiration for using the Questa® SLEC app in innovative ways wherever an ability to perform automated, fast, and thorough formal comparison of code is needed.

Back to Top

Table of Contents

Verification Horizons Articles:

  • Teams that Share the Credit More Often Share Success

  • Verify Thy Verifyer

  • Using Questa® SLEC to Speed Up Verification of Multiple HDL Outputs

  • AI-Based Sequence Detection

  • An Open Data Management Tool for Design and Verification

  • Detecting Security Vulnerabilities in a RISC-V® Based System-on-Chip

  • Formal Verification of RISC-V® Processors

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 498 5351

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy