From Power Intent to Microarchitectural Checks of Low-Power Designs - Part 1

PA-Static verification is primarily targeted to uncover the power aware structural issues that affects designs physically in architectural and microarchitectural aspects. The structural changes that occur in a PA design are mostly due to physical insertions of special power management and MV cells; such as power switches (PSW), isolation (ISO), level shifter (LS), enable level shifter (ELS), repeaters (RPT), and retentions flops (RFF).

Low Power

Progyna Khondkar

Last Updated Mar 2018

Low Power
Power Aware
Power Domain
Power Logic
Power Management
UPF
March 2018 - Volume 14 Issue 1
Verification Horizons
Intermediate

A higher level of access is required to view this content. Upgrade your account to view.

Full-access members only

Register your account to view From Power Intent to Microarchitectural Checks of Low-Power Designs - Part 1

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.

New UVMF Release

The UVM Framework (UVMF) provides a jump-start for learning UVM and building UVM verification environments.

Missing Forum Notifications?

Check out this blog post from Dave Rich on how to enable Forum Notifications.

Upcoming VIQ Webinar

Thursday, Nov 21st-8:00 AM PST

Boost Your Verification Productivity with Questa Verification IQ

On-Demand HBM4 Webinar

Verifying the Next Generation High Bandwidth Memory Controllers for AI and HPC Applications

Upcoming FPU Webinar

Wednesday, Jan 22nd-8:00 AM PST

Streamlining FPU Verification with an Alternative to C-reference Model Approaches

From Power Intent to Microarchitectural Checks of Low-Power Designs - Part 1

Register your account to view From Power Intent to Microarchitectural Checks of Low-Power Designs - Part 1