Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • Low Power Verification - 4/29
      • Fault Campaign for Mixed-Signal - 5/4
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • CDC+RDC Analysis
      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • February 2019
  • Effective Elements Lists and the Transitive Nature of UPF Commands

Effective Elements Lists and the Transitive Nature of UPF Commands

Verification Horizons - Tom Fitzpatrick, Editor

Effective Elements Lists and the Transitive Nature of UPF Commands Progyna Khondkar - Mentor, A Siemens Business

The UPF is the ultimate abstraction of low power methodologies today. It provides the concepts and the artifacts of power management architecture, power aware verification and low power implementation for any design. Although UPF is very well defined through IEEE 1801 LRM, it is often difficult to comprehend many primitive and inherent features of individual UPF commands-options or relations between different varieties of UPF commands-options. The semantic context between most of the UPF commands are orthogonal. However, fundamental constituent parts of UPF that buildup the power management architecture are inherently linked because of their transitive nature — specifically the UPF commands that establish the links with DUT objects; like instances, ports, and nets, etc.

In this article, we provide a simplistic approach to find inherent links between UPF commands-options through their transitive nature. We also explain how these inherent features help to foster and establish exact relationships between UPF and DUT objects in order to develop UPF for power management and implementation as well as conduct power aware verification.

INTRODUCTION

The UPF commands are, in general, transitive in nature. For example, for any given instance included in a power domain, all child instances of that given instance are transitively included in the power domain, unless any child instance is explicitly excluded from this particular power domain or is explicitly included in the definition of another power domain.

This explicit exclusion or inclusion from the ultimate instance list is strongly and precisely defined in the UPF LRM as effective_elements_list because it influences the construction of design (DUT or HDL) objects into UPF objects. So the effective elements and the transitive nature of UPF commands are laterally related.

However, none of these exclusion or inclusion element lists are actual UPF commands. Although some commands do have explicit -transitive <TRUE | FALSE> as an option, for many other commands it is implied in the semantics — specifically, for denoting power domain extents through instances or through lists of ports to apply strategies with -elements or to exclude some part of the design with -exclude_elements. It may also be implied for model names in specifying a list of models to attributes with -models, library name to specify all models with -lib, etc.

So the effective elements list, which is evidently not a UPF command or option but an LRM semantic derivative, captures the information of the extent of power domains and strategies written as:

List 1: LRM Denotation of Effective Elements List

effective_elements_list

This list is actually constructed from the following derivatives:

List 2: Constituent Parts of Effective Elements List

element_list, 
exclude_list, 
aggregate_element_list, 
aggregate_exclude_list, and 
prefilter_element_list etc.

The element_list and exclude_list are the lists that contain the elements specified by an instance of the command. The effective_element_list, aggregate_element_list, and aggregate_exclude_list are associated with the named object of the command. Here the named object can be any UPF or HDL object that has a given name; e.g. module name, power domain name, etc.

The latest version of UPF LRM 1801-2018 (still in draft status) also defines a new elements list, termed the resolved_element_list, based on precedence rules of resolution on how variants of options for any UPF command takes precedence for a specific or generic situation. The resolved_element_list is actually a set (or a subset) of elements from the effective_element_list that is determined by the application of precedence rules. For example, a create_power_domain command that explicitly includes a given instance in its extent shall take precedence over the one that applies to an instance transitively (i.e., applies to an ancestor of the instance and, therefore, to all of its descendants).

So, resolved_element_list will be either the effective_element_list or a subset of the effective_element_list if a given element is referenced in the effective_element_list for more than one strategy. As each element may ultimately only have one strategy applied to it, then precedence rules shall be used to determine which strategy will be applied. A resolved_element_list is associated with the named object of a command and represents the set of elements actually affected by a particular strategy.

As mentioned earlier, none of these lists are UPF commands or options, but they help power aware verification and analytical tools to identify, maintain, and manipulate relevant UPF commands and options, such as:

List 3: UPF Commands Benefitted from Effective Elements List

-elements, 
-exclude_elements, 
-models, 
-libs, and 
-transitive, etc.

For example, create_power_domain domain_name -elements <list> -exclude_elements <list> inherently defines an effective list, <effective_element_list>, which is the result of the application of -elements and exclude_elements. Please note that, here, -elements {} is implicitly followed by -transitive TRUE options, although -transitive is not an explicitly defined option for the create_power_domain command. The transitive nature impacts the resultant design elements or the <effective_element_list> of a power domain through the -elements {} and -exclude_elements {} options.

TRANSITIVE NATURE OF DESIGN ELEMENTS

In this section, let us examine the transitive nature of design elements we have explained in the introduction. The following hierarchical diagram and examples explain the UPF semantics of inherent transitive TRUE natures in design (DUT) objects to UPF object creations and mapping.

Let us consider a design with current scope A, containing child elements B, C, and D. The child element B further branches to E and F, C branches to G and H, and D branches to I and J elements, respectively, as shown in Figure 1.

Figure 1-Understanding effective_element_list and implied transitive TRUE natures of UPF commands


The obvious question is “What will be the <effective_elements_list>” here?

Due to its transitive nature, the resultant <effective_elements_list> will be {A A/B A/B/E A/B/F A/C/H} as shown in Figure 2, where dashed lined boxes show included and strike-through letters show excluded instances respectively.

Figure 2-The resultant <effective_elements_list> from create_power_domain UPF command and options


IMPLICIT/EXPLICIT TRANSITIVE TRUE IN UPF COMMANDS

We already mentioned in the introduction that the UPF commands are inherently transitive in nature but all UPF commands do not possess –transitive options. In this section, we will distinguish the UPF semantics that have explicit –transitive options from those that are implicitly transitive. For an example, please refer to List 4.

List 4: Example of UPF Commands with Explicit–Transitive Options

connect_supply_set supply_set_ref 
	{-connect {supply_function pg_type_list}}*
[-elements element_list]
[-exclude_elements exclude_list]
[-transitive [&lt;TRUE | FALSE&gt;]]

List 5: Example of UPF Commands with Explicit–Transitive Options

set_retention_elements retention_list_name 
	-elements element_list
[-applies_to &lt;required | optional | not_required | not_optional&gt;]
[-exclude_elements exclude_list]
[-retention_purpose &lt;required | optional&gt;]
[-transitive [&lt;TRUE | FALSE&gt;]]

In the above two examples List 4 and 5, the connect_supply_set command is for connecting a supply set to a particular element and set_retention_elements command that creates a list of elements whose collective state shall be maintained if retention is applied to any of the elements in the list.

Here both of these two commands contains explicit –transitive option but the inherent transitive nature comes into play through the use of the [-elements element_list] or [ exclude_elements exclude_list] or their combination. That means, UPF commands with –elements and exclude_elements will be effective with the transitive nature unless –transitive FALSE is mentioned.

The latest version of the UPF LRM 1801-2018 (still in draft status) defines some new UPF semantics; such as: the sim_assertion_control command for controlling the behavior of user-assertions during UPF based verification; the sim_corruption_control command for providing the verification tool the ability to control or disable corruption semantics on specific design elements; and the set_replay_control command to specify and control the re-initialization of initial blocks at power up. It also accompanies –transitive explicitly.

However, like create_power_domain, there are other UPF commands, as shown in List 6, that are implicitly followed by transitive TRUE options; although -transitive is not an explicitly defined option for them.

List 6: Other UPF Commands-Options that Are Transitive in Nature

map_repeater_cell, 
map_retention_cell, 
set_design_attribute, 
set_simstate_behavior, etc.

On the contrary, UPF strategies from 1801-2013 or UPF 2.1, as mentioned in List 7, are not implicitly followed by transitive TRUE options or are not transitive in nature.

List 7: UPF Commands-Options that Are Not Transitive in Nature

set_isolation, 
set_level_shifter, 
set_repeater, 
or port attribute command 
set_port_attributes etc.

One of the main reasons that the transitive nature does not apply to these commands is because UPF strategies are either applied on power domain boundaries (isolation, level-shifter, repeater, etc.) or on signals or sequential elements (retention), and port attributes are applied to ports. Also because of the –source, -sink, and applies_to options in these strategies or port attribute commands consolidate to the aggregate_elements_list instead of the effective_elements_list for processing the final set of applied strategies on domain boundaries or signals or ports. It is important to note that all of the commands in List 7 have –transitive as an explicit option in 1801-2009 or UPF 2.0.

From 1801-2013 or UPF 2.1 onward (i.e. in UPF 2.1, 3.0 or 3.1) the –transitive is no longer available as an option or inherent feature for these commands shown in List 7. And now they are not transitive in nature.

Nevertheless you can use UPF LRM specified and well-supported regular expression commands like query_upf and find_objects with the explicit –transitive option to populate their –elements {} or exclude_elements lists for commands mentioned in List 7. The UPF regexp allows pattern matching (wildcarding) without tedious verbosity on instances and ports for populating –elements {}, -exclude_elements {}, –ports {} lists for set_isolation, or set_port_attributes commands.

Even the UPF 3.0 specified UPF Information Model defines a class object upfExtentT for the property upf_effective_extents. The upfExtentT provides a pointer to the first element of the resolved_element_list for all relevant UPF objects (like power domain) and all strategies (like retention, isolation, level-shifter, and repeater, etc.) Even for the power switch it works for the –instance option of the create_power_switch command and UPF power models (macros) through apply_power_model command. This can be used with the UPF regexp command find_objects as well.

APPLICATION OF UPF TRANSITIVE NATURE IN UPF DEVELOPMENTS

The following list shows the UPF syntax for the UPF find_objects command.

List 8: UPF Find_Objects Syntax

find_objects scope -pattern search_pattern
[-object_type &lt;model | inst | port | supply_port | net | process&gt;] 
[-direction &lt;in | out | inout&gt;] 
[-transitive [&lt;TRUE | FALSE&gt;]] 
[-regexp | -exact] 
[-ignore_case] 
[-non_leaf | -leaf_only] 
[-traverse_macros]

To be specific, you can use find_object directly in your design UPF file to find logical hierarchical objects within a scope. Specifically, it will search for design elements, nets, or ports that are defined in the HDL. It works on the logical hierarchy and only searches in the scope or in and below the scope when -transitive is specified. Please refer to the following examples for different find_object based search patterns.

Example 1: TCL Global Expression: when Neither -RECEXP nor -EXACT Is Specified

# Find object for a pattern
find_objects top -pattern {a}
find_objects top -pattern {bc[0-3]}
find_objects top -pattern {e*}
find_objects top -pattern {d?f}
find_objects top -pattern {g\[0\]}
# Find net type objects
find_objects top -pattern { a* } -object_type net

Example 2: Regular Expression, when -RECEXP Is Specified

# Find process objects
 
find_objects top -pattern { a_proc } -object_type process –exact

Example 3: Exact Expression, when -EXACT Is Specified

Questa® PA also supports the synthesis style hierarchical paths for generate blocks. When generated blocks are involved in the extents of power domain construction, as shown in Figure 3, find_objects requires to specify transitive TRUE. Also in older release 10.6, it also requires using the following vopt option, which is the default in 10.7 and Questa® PA 2019.X and onward.

Figure 3-Design example of a hierarchical block diagram with generate block


List 9: Tool Option for Generate Blocks in Design Hierarchy

vopt –pa_upfextensions=genblk

The following two examples show Questa® PA in default mode and in a mode when generate block is recognizable through the vopt option specified in List 9.

Example 4: Default REGEXP Mode

# Default Mode
find_objects top -pattern {*} -object_type inst
 
	Returns: top/mid
 
find_objects top -pattern {*} -object_type inst -transitive TRUE
 
	Returns: top/mid top/gen1/bot
 
find_objects top/gen1 -pattern {*} -object_type inst
 
	Returns: Invalid Scope Error.

Example 5: Special REGEXP Mode when Generate Block Is Identified

# vopt –pa_upfextensions=genblk
find_objects top -pattern {*} -object_type inst
 
	Returns: top/mid top/gen1
 
find_objects top -pattern {*} -object_type inst -transitive TRUE
 
	Returns: top/mid top/gen1 top/gen1/bot
 
find_objects top/gen1 -pattern {*} -object_type inst
 
	Returns: top/gen1/bot

Questa® PA also allows users to dump the output of search through the regexp UPF command find_objects in a text file to analyze and add or remove any instance, ports in the UPF development process.

List 10: Tool Option for Dumping REGEXP Results in an External File

vopt –pa_dbgfindobj=&lt;filename&gt;

The code examples on this page show the complete usage of UPF objects for the hierarchical DUT shown in Figure 4(a), the Design UPF with find_object commands shown in Figure 4(b), and the output results of find_objects written or dumped in a text file shown in Figure 4(c).

Figure 4(a)-DUT generate block


Figure 4(b)-UPF with find_objects generate block


Figure 4(c)-Find object results generate block


CONCLUSIONS

It is evident now that UPF commands-options are inherently transitive in nature through the implicit or explicit –transitive option. With the progression of UPF versions and revisions from UPF 2.0 to 2.1 and onward, the transitive nature becomes more realistic and consistent with all UPF semantics, specifically for UPF strategies, as well as for UPF and DUT objects. The transitive nature of query_upf and find_objects allows pattern matching (wildcarding) without tedious verbosity on instances and ports for populating –elements {}, -exclude_elements {}, and –ports {} lists for UPF strategies. Even the newly defined UPF 3.0 Information Model has a class object upfExtentT for the property upf_effective_extents that provides a pointer to identify and develop elements list for all relevant UPF objects from power domain to UPF strategies — even power switch and power models (macros).

As we mentioned at the beginning, UPF is intended for power management, power aware verification, and low power implementation. The more we explore the inherent features of UPF commands-options and comprehend their interrelation, the more we become accurate, productive, and consistent in developing UPF for our intended purposes.

REFERENCES

  1. Progyna Khondkar, “Low-Power Design and Power-Aware Verification”, Hard Cover ISBN: 978-3-319-66618-1, October, 2017, Springer International Publishing.
  2. Progyna Khondkar, et al., “Low Power Coverage: The Missing Piece in Dynamic Simulation”, February/March, DVCon 2018.
  3. Progyna Khondkar, et al., “Free Yourself from the Tyranny of Power State Tables with Incrementally Refinable UPF”, February/March, DVCon 2017.
  4. Design Automation Standards Committee of the IEEE Computer Society, “IEEE Standard for Design and Verification of Low-Power, Energy-Aware Electronic Systems”, IEEE Standards 1801-2015, 5 December 2015.

Back to Top

Table of Contents

Verification Horizons Articles:

  • Innovation within Industry Standards Helps Us Win

  • Ten Rules to Successfully Deploy Formal

  • Formal Apps Take the Bias Out of Functional Verification

  • Simplifying Assertion Validation Using UVM Callbacks

  • Effective Elements Lists and the Transitive Nature of UPF Commands

  • Selecting a Portable Stimulus Application Focal Point

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy