Please login to view the entire Verification Horizons article.
Please register or login to view.
Verification Intellectual Properties (VIPs) play a very important role in the verification flow of modern SoCs. They can check the correctness of communication over system buses and provide master, slave, decoder, or arbiter components if these are missing in the verification set-up. This article describes verification of RISC-V processors, focusing on the combination of automatically generated UVM verification environments by QVIP Configurator and Questa® VIP (QVIP) components. The section with step-by-step instructions will demonstrate how to add QVIP components into processor verification environments.
RISC-V
RISC-V is a new processor architecture with a free to use, modern and open Instruction Set Architecture (ISA) definition. It was
...
