Search form

Main menu

My Account Menu

SystemC & TLM-2.0 Testbench Modeling

Other sessions in this course:
A higher level of access is required to use this session.

Please register or login to view.

SystemC & TLM-2.0 Testbench Modeling Session | Subject Matter Expert - John Stickley | Acceleration of SystemC & TLM 2.0 Testbenches with Co-Emulation

Session Details

This session we will talk about the advantages of using SystemC and OSCI TLM-2.0 standard for testbench modeling. The high level of abstraction of SystemC in conjunction with TLM-2.0 makes it perfect for virtual prototyping with co-emulation. A case study will be used to illustrate the process of implementing an accelerated verification environment.