This session we will talk about the advantages of using SystemC and OSCI TLM-2.0 standard for testbench modeling. The high level of abstraction of SystemC in conjunction with TLM-2.0 makes it perfect for virtual prototyping with co-emulation. A case study will be used to illustrate the process of implementing an accelerated verification environment.