The open instruction set architecture of RISC-V provides significant innovation freedoms such as easy addition of custom instructions and extensions, but also puts more demands on design teams in terms of compliance checking and verification of the cores. This presentation will discuss the balancing act for RISC-V, and go through flows, tools and models for compliance, verification and adding custom instructions using various case studies.