|
Virtual Register
|
|
1
|
102
|
December 10, 2025
|
|
Reg_block.get_reg_by_name returns unexpected null
|
|
0
|
69
|
July 30, 2025
|
|
Memory Verification without RAL
|
|
1
|
152
|
May 27, 2025
|
|
Doubt in create_map in uvm_ral
|
|
1
|
69
|
May 9, 2025
|
|
UVM RAL model for register and memory with overlapping address and accessing them using the same interface
|
|
4
|
268
|
March 27, 2025
|
|
I cannot find any implementations of a class that extends uvm_reg_file
|
|
1
|
100
|
March 23, 2025
|
|
UVM RAL: Mapping Same Register Block to Two Address Ranges
|
|
0
|
80
|
March 12, 2025
|
|
Coverage for volatile registers in UVM RAL
|
|
3
|
170
|
March 6, 2025
|
|
Implementing Outstanding AXI transactions using RAL
|
|
1
|
298
|
December 19, 2024
|
|
Advantage of calling set() over write()
|
|
1
|
500
|
October 20, 2024
|
|
UVM RAL: Check on read issue
|
|
0
|
233
|
September 23, 2024
|
|
# UVM_FATAL @ 0: reporter@@default_parent_seq [SEQ] neither the item's sequencer nor dedicated sequencer has been supplied to start item in default_parent_seq
|
|
1
|
380
|
August 21, 2024
|
|
Uvm_path_e vs uvm_door_e
|
|
2
|
216
|
July 26, 2024
|
|
UVM register model
|
|
0
|
163
|
July 1, 2024
|
|
Why does the RAL read() update the mirrored AND desired register model values?
|
|
4
|
3918
|
June 28, 2024
|
|
Issue with RAL Coverage bins creation
|
|
3
|
329
|
May 16, 2024
|
|
Providing the RAL with protocol layer implemented with virtual sequence/sequencer
|
|
1
|
226
|
March 18, 2024
|
|
UVM RAL: Can we always use backdoor access instead of frontdoor access?
|
|
2
|
1164
|
March 9, 2024
|
|
UVM Adapter for Pipelined protocols like AHB, AXI etc
|
|
0
|
422
|
February 24, 2024
|
|
Virtual registers and uvm_mem examples
|
|
0
|
244
|
February 6, 2024
|
|
What is backtracking in brief and how we do that ?
|
|
1
|
265
|
December 29, 2023
|
|
In UVM RAL, I have 2 active agentS,only one adaptor. how to work 2 transaction in one adaptor?
|
|
0
|
331
|
December 29, 2023
|
|
Access (to W/R) 2 Specific fields in a 32-bit register
|
|
1
|
353
|
December 27, 2023
|
|
Mirrored Value is not getting updated for second reg model's write/read calls
|
|
0
|
529
|
September 4, 2023
|
|
UVM RAL: REG SEQUENCE CLASS
|
|
0
|
261
|
August 30, 2023
|
|
UVM reg atomicity for write/read tasks
|
|
5
|
2895
|
July 16, 2023
|
|
How to read all the register in RAL model using reg_map?
|
|
4
|
3874
|
July 5, 2023
|
|
UVM Ral Indirect Access
|
|
0
|
462
|
May 18, 2023
|
|
Problem in ral modelling for certain scenario
|
|
0
|
401
|
February 25, 2023
|
|
How to get the RAL model handle in Scoreboard
|
|
2
|
1460
|
December 22, 2022
|