UVM register model

In uvm register abstraction layer, while write/read is there any desired value or mirrored value set in the uvm_reg_block reg map database for memory verification using backdoor access method? if set then how to access. And if not set, why memory verification is different from register verification. As in the register verification there is always a desired and a mirrored value in the uvm_reg_block reg map database.