Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Featured & On-Demand

      • Exploring Formal Coverage
      • Processor Customization
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar
    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings
    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics
    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences
    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - July 2023
      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us
    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Events
  • Conferences
  • Verification Academy at DAC 2018

Verification Academy at DAC 2018

The Verification Academy focuses on key aspects of advanced functional verification, including: UVM, Coverage, Assertion-Based Verification, Verification Management, CDC and Formal Verification, Acceleration, Requirements Verification, Portable Stimulus and more. At this year's Verification Academy Booth, we lined up an excellent set of industry experts to speak - covering a wide range of topics of advanced functional verification techniques. For those of you not able to attend live, we recorded the sessions to make them available to all our members. You will need to login with your Full Access account to view or download the booth theater session videos and slides below.

Create an account and become a member.

 

Verification Academy DAC Technology Sessions

Portable Stimulus: A New Hope

Video | Slides

Tom Fitzpatrick - Mentor, A Siemens Business

The new Portable Stimulus Standard from Accellera provides the next leap in verification productivity for SoC verification. From a single abstract specification of test intent and coverage, tools can automate the generation of multiple target-specific test implementations for different platforms throughout the verification process, from virtual prototypes to RTL simulation, emulation, FPGA prototypes and post-silicon, freeing the verification team from the tedious and error-prone process of trying to re-implement tests in different languages. This session will provide an overview of the new Portable Stimulus Standard, show expected use models and provide some concrete examples of how to apply this exciting technology. We will also show how Questa inFact, Mentor’s portable stimulus solution, will allow you to witness the power of this fully operational standard.

UVM 1800.2 & The New and Improved UVM Cookbook

Video | Slides

Tom Fitzpatrick - Mentor, A Siemens Business

With the approval of the IEEE 1800.2 UVM Standard, and the new Reference Implementation from Accellera, UVM has reached its peak as the dominant verification methodology available. This session will start with an overview of the changes in UVM 1800.2 from UVM 1.2 and 1.1d so you can be prepared to embrace the new Standard. To accompany this release, we have updated the online UVM Cookbook both to take advantage of some of the new features in UVM and also to guide you in creating testbenches that can be reused in all available engines, including emulation. We will also see how the UVM Framework will automatically build your environment according to these new guidelines, letting you get a UVM environment up and running in just a few hours. Even if you’ve been using UVM for years, we’ll show you how you can be even more efficient and portable in creating your UVM environment.

Clock-Domain Crossing with HDM - Enhanced Accuracy and Seamless Visibility at SOC Level

Video | Slides

Ping Yeung - Mentor, A Siemens Business

CDC Analysis at SOC level involves huge challenges in terms of capacity, quality of results, and ease of debug, dependencies and ownership of IPs. The flagship SOC designs are typically the biggest and the most complex. IPs are sourced from both internal as well as external design teams and they are integrated at the SOC level later in the design cycle. With the hierarchical approach, CDC analysis can be done in a bottom-up approach wherein CDC analysis for the IP level is done first and its abstract model (HDM model) is created based on SOC/Subsystem level parameters and configurations. An HDM model provides an abstract representation of the IP, but also with visibility of the internal logic. When consumed at the SOC level, HDM models improve ease of debug, performance and quality of results.

It’s Been 24 Hours – Should I Kill My Formal Run?

Video | Slides

Jeremy Levitt - Mentor, A Siemens Business

This time yesterday you kicked off a formal analysis – and it’s still running! Is it making any progress, or should you kill it now and start over? In this talk we will show how to make an informed decision using “engine health” monitoring, a snapshot of the active logic being used by the analysis, and making an honest appraisal of the assumptions you applied at the beginning of the run. Plus: we’ll show how a secure mobile app can be employed to keep track of progress of formal runs when you are away from your workstation.

  • Be careful that your initial assumptions are not too broad
  • Confirm the relevance of the DUT logic being included in the analysis
  • Leverage “engine health” indicators

Portable Stimulus from IP to SoC - Achieve More Verification

Video | Slides

Matthew Ballance - Mentor, A Siemens Business

With so much of the buzz about the emerging Accellera Portable Stimulus Standard centered around applications in the system level space, it might seem that this is the sole application for the technology. However, users have long been applying portable stimulus techniques across block, subsystem, and SoC-level environments to improve their verification productivity. This presentation will show how Mentor’s inFact portable stimulus tool is applied across the verification spectrum and the spectrum of verification engines to achieve more verification with the same resources.

AMS Verification Methodology for GPUs in AI and Deep Learning Applications

Video | Slides

Sathish Balasubramanian - Mentor, A Siemens Business

Artificial Intelligence and Deep learning based applications are the main drivers behind the current exponential increase in demand for computational power. This demand is predominantly being addressed now by GPUs instead of traditional CPUs. GPUs are high-performance, high-throughput chips which require I/O bandwidth of the order of Gbps and high-bandwidth memory interfaces. This talk will provide an overview of the AI and deep learning applications using GPUs, the added complexities on AMS verification and the methodology used to address these verification challenges in efficient and predictable ways.

Emulation Platform Brings Unique Solutions to Automotive Market

Video | Slides

Vijay Chobisa - Mentor, A Siemens Business

Major trends such as ADAS/Autonomous driving, Connectivity and Advanced security are on the verge of revolutionizing the way automobiles are used. These trends bring significant implications for the design and verification of increasingly complex electronic systems. For instance, ADAS/autonomous driving demands much higher levels of HW/SW integration and complexity, and a huge quantity of sensor data that needs to be processed. And of course many functions are safety critical as defined within the context of ISO 26262. All of this puts massive strain on current verification techniques, and requires the emergence of new equally innovative verification technologies to answer to all aspects of automotive electronics design. Join us for this session as we explore how the Veloce Emulation platform is positioned to deliver optimal verification solutions for the automotive market.

No One Expects Gate Level CDC Verification and Glitch Detection for ASIC Signoff!

Video | Slides

Kurt Takara - Mentor, A Siemens Business

There you are, satisfied that all of your tape out criteria were met: at the RTL level, every form of “coverage” you could think of was applied, and 100% coverage scores were achieved across-the-board. Similarly, your RTL clock-domain crossing (CDC) verification was clean. At the gate level, all the gate-level simulations (GLS) passed with flying colors, and weeks of static timing analysis (STA) came to a successful close. Yet here you are in the lab, hovering over samples that keep rebooting at seemingly random intervals since you first powered them up. What can be done in this situation? In this presentation we will share a real world case study of how the customer applied Questa CDC the RTL level, then Questa Signoff CDC for gate-level CDC and glitch detection to wring out 3 glitches among millions of signals. (One of the glitch sources found was one that they had suspected; but the other two were a complete surprise.)

Using HLS to Accelerate Computer Vision for Autonomous Drive

Video | Slides

Ellie Burns - Mentor, A Siemens Business

The algorithms to teach a computer to “see, understand and make decisions” for ADAS and Autonomous Drive systems require a significant amount of parallel compute performance executing at the lowest possible power. This session will introduce why HLS (High-level Synthesis) is such a good fit for computer vision and deep learning and how it can be used adapt rapidly changing algorithms and/or trained neural networks to low-power, high performance custom hardware accelerators.

Validating Your SoC is True to Requirements

Video | Slides

Stephen Bailey - Mentor, A Siemens Business

Do you verify your designs or do you validate them? Trick question! While related, validation is different from verification, not a synonym or replacement for it. Validation certifies the SoC is true to the marketing requirements. That is, if marketing did their job right, then validation ensures the SoC will be a successful product. As challenging as verification is, validation is even more so. Let’s explore how to validate all dimensions of functionality, performance, power and potentially for systems-on-chip.

Virtual Method Upcasting & Downcasting And Their Use In UVM

Video | Slides

Cliff Cummings - Sunburst Design, Inc.

The UVM class library is mostly composed of virtual classes with virtual methods. When overriding a virtual method, SystemVerilog, requires the use of the exact same method prototype, which requires verification engineers to do upcasting and downcasting. This presentation shows how upcasting and downcasting work and how they are frequently used in UVM testbench environments.

Demonstrating Functional Safety Compliance in Automotive IC Design

Video | Slides

Srikanth Rengarajan - Austemper Design Systems

Functional Safety compliance has taken center stage in the automotive industry with rigorous, semiconductor-level processes and failure targets embodied on the ISO 26262 standard. Certifying such compliance to the relevant ASIL tier, particularly in the face of growing design complexity and closer assessment scrutiny, calls for new paradigms and thinking. Traditionally, practitioners were able to rely on legacy architectures and use-models combined with targeted verification for selected logic units using customer-specific methodologies. For the highest safety levels, logic or component replication offered a way out. The enhanced scrutiny for level3+ autonomous driving made possible by new IC architectures makes the former approach unattractive while the economics of the hardware costs make replication unviable. From a standards perspective, the preference for Fault simulation is made clear but safety engineers face a few obstacles to widespread adoption of Fault sims as the de-facto methodology. In this presentation, we will review some of the hurdles holding the industry back from conducting exhaustive fault campaigns and some innovative approaches to solving them. Also included is a review of acceleration strategies and best practices to enable them.

Building An Integrated Verification Flow

Video | Slides

Neil Johnson - XtremeEDA

While a lot of information is produced to introduce and support individual verification techniques, methods for applying a variety of verification techniques in a complementary way are harder to come by. In this session, we’ll discuss the factors and decisions that go into building an effective verification flow including what techniques to use and how they can be used together.

Portable Stimulus versus UVM: What's the Difference

Video | Slides

John Aynsley - Doulos

We compare the Accellera Portable Test and Stimulus Standard (PSS) with the Universal Verification Methodology (UVM), and ask exactly what the difference is between the two when it comes to generating stimulus for hardware verification and SoC verification.

Power Aware Simplifies Parametric PA-SIM Regression

Video | Slides

Ashish Amonkar - Cypress Semiconductor

Power Aware simulations play an important role in the System resources block verification. However parametric UPF brings about its own challenges with respect to simulating it in a regression environment. So there is a need to load a dynamically generated UPF based on varying parameter sets. Questa Power Aware helps simplify this effort with loading the UPF in the .tcl format. The parameters like number of watchdogs are set in a configuration file which is used to generate a dynamic test tree which contains a tcl file that loads the UPF. This tcl file is then passed into the optimization stage of the Questa Power Aware tool to load the UPF. UVM tests can now be run with these dynamic test trees to get power aware simulations to cover the wide parameter space.

Using Automation to Close the Loop Between Functional Requirements and their Verification

Video | Slides

Brian Craw - Cypress Semiconductor

With Coverage Intent, and Test we now have the means to directly connect functional coverage and test status to the requirements they meet. Work items can be linked together in custom relationships. This session will defined a “Verified by” relationship between the Verification Requirement and the Coverage Intent work item and the Verification Requirement and Test work item. The final pieces needed to close the loop is the proof that the coverage item was met in a passing simulation. Lastly will discuss how to import the report, parse the coverage item and test names, and back-annotate the Coverage Intent and Test work items with their corresponding coverage percentages and status.

Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA