New White Papers!

Formal, Avery VIP, Coverage, UPF, Functional Safety and More!

Download Today!

User2User Mid-Atlantic 2025

Nov. 19th | 0800 - 1630 US/Eastern

Johns Hopkins University | Laurel, Maryland

View Agenda

osmosis Europe 2025

Thursday, October 16th, 2025 - Munich, DE

Learn More!

DV Digest on YouTube

AI is Changing Verification | Interview with Abhi Kolpekwar

View Now!

Verification IP Webinar

Wednesday, Oct 15th-8:00 AM PDT

Ultra Accelerator Link (UALink) Verification: A Deep Dive with Siemens Avery VIP

Register Now!

QuestaSim Webinar

Wednesday, Oct 01st-8:00 AM PDT

Did You Know QuestaSim Supports VHDL-2019?

Register Now!

Questa Developer Webinar

Wednesday, Oct 08th-8:00 AM PDT

Breaking Silos: Creating Synergetic Flows for Next-Gen Verification

Register Now!
SIEMENS Verification Academy

Search Results

Filters
Reset All

Filters

Topic

Show More

Show Less

Content Type

Show More

Show Less

Audience

Resource Type

Show More

Show Less

Tags

Show More

Show Less

Advanced Search

Advanced Search

  • To search for exact words, use quotes: "debug"
  • To ignore words, use minus "debug -uvm"
UVM - Universal Verification Methodology (426)
Formal Verification (272)
Planning, Measurement and Analysis (136)
Standards (131)
Functional Safety (123)
Verification IP (118)
Debug (83)
UVM Framework (83)
SystemVerilog (67)
Low Power (61)
Clock-Domain Crossing (55)
Simulation (55)
Coverage (53)
Questa Design Solutions (48)
FPGA Verification (47)
Acceleration (44)
UVMC (42)
Portable Stimulus (34)
Analog Mixed-Signal (31)
Machine Learning (29)
Verification IQ (26)
Assertions (18)
Reset-Domain Crossing (18)
Verification Academy Live (17)
Python (14)
Verification Management (14)
VHDL 2008 (11)
High-Level Synthesis (9)
Design For Test (3)
UVM (540)
SystemVerilog (380)
Formal Verification (281)
Testbench (281)
Verification Horizons (275)
Standards (145)
Debug (136)
Verification IP (127)
Coverage (117)
Aerospace (110)
Mil/Aero (110)
Protocol (104)
Sequences (98)
RTL (93)
Functional Safety (91)
Low Power (90)
UPF (89)
DVCon (88)
UVMF (88)
UVM Framework (86)
Functional Verification (81)
Verification Management (80)
Assertions (79)
Clock-Domain Crossing (77)
Simulation (76)
CDC (75)
FPGA (71)
Verification Planning (69)
AI/ML (68)
Stimulus (68)
Power Aware (67)
ISO 26262 (65)
Transactions (64)
FPGA Verification (62)
QDS (61)
Automotive (58)
Components (56)
Emulation (56)
Code Example (52)
Constraints (52)
Property Checking (52)
HW/SW Verification (51)
Analysis (50)
Functional Coverage (50)
Registers (50)
Coverage Closure (49)
SystemC (49)
Industry Trends (48)
Machine Learning (48)
Metrics (48)
Wilson Research Group (48)
DUT-TB (47)
Integrated Environment (47)
Verification Trends (46)
FPGA Designs (45)
Safety Critical (45)
Methodology (44)
RDC (43)
Tests (43)
UVM Connect (43)
Verification Process (43)
Portable Test & Stimulus (42)
UVMC (41)
Formal Apps (40)
Generative AI (39)
Trends (39)
Emerging Trends (38)
OOP (38)
Formal Coverage (37)
Interfaces (37)
Reuse (35)
SoC (35)
VHDL (35)
DAC (34)
IC/ASIC (34)
PSS (34)
RISC-V (34)
AMS (33)
Avery Verification IP (33)
Questa One (33)
Regression (33)
Configuration (32)
Power Management (32)
Security Verification (32)
WRG (32)
Code Coverage (31)
Connectivity (31)
DO-254 (31)
Equivalence Checking (31)
IEEE 1801 (31)
Bug Hunting (30)
TLM 2.0 (30)
osmosis 2022 (30)
Compliance (29)
Factory (29)
Functional Simulation (29)
Objects (29)
Power Domain (29)
Properties (29)
Safety Analysis (29)
Artificial Intelligence (28)
Safety Architecture (28)
Scoreboard (28)
UVM Debug (28)
Verification Environment (28)
Analytics (27)
CDC Methodology (27)
Classes (27)
Introduction to UVM (27)
Modeling (27)
Patterns (27)
ASIC (26)
Lint (26)
PCIe (26)
Property Checks (26)
Register Model (26)
Requirements Traceability (26)
Test Planning (26)
Accellera (25)
Archive (25)
TLM (25)
Verification Efficiency (25)
Verification Productivity (25)
Verilog (25)
Design Trends (24)
Fault Campaign (24)
Metastability (24)
Object Oriented Programming (24)
Reset Issues (24)
UVM Basics (24)
Waveform (24)
Co-Emulation (23)
Cookbook (23)
osmosis 2024 (23)
Assurance (22)
Design Optimization (22)
Formal Analysis (22)
Non-Trivial Bug Escapes (22)
Block Level (21)
Covergroup (21)
Data-driven Verification (21)
PCI Express (21)
Synchronization (21)
osmosis 2023 (21)
Acceleration (20)
Advanced UVM (20)
Driver (20)
FSM (20)
Hardware Fault (20)
Lifecycle (20)
Reset-Domain Crossing (20)
U2U (20)
X-Tracing (20)
Constrained Random Verification (19)
Coverage Analysis (19)
Coverage Metrics (19)
Design Constructs (19)
Functional Verification Study (19)
Interactive Mode (19)
Memory (19)
Proofs (19)
Python (19)
Requirements (19)
Safety Workflow (19)
Abstraction (18)
Big Data (18)
C (18)
Code Generator (18)
Collaborative Analysis (18)
Coverage Points (18)
Netlist (18)
Packages (18)
Advanced Debug Techniques (17)
Asynchronous Clock (17)
Design for Test (17)
Electronic Systems (17)
Fault Injection (17)
Livesim (17)
Object-Oriented Programming in SystemVerilog (17)
Polymorphism (17)
Safety Mechanism (17)
State Space (17)
U2U Europe (17)
Arrays (16)
Automation (16)
Constrained Random Stimulus (16)
Controllers (16)
DFT (16)
Data Types (16)
Power States (16)
Sequence Driver (16)
Signal (16)
Testplan (16)
API (15)
Gate-Level (15)
Inconclusives (15)
QVIP Configurator (15)
Requirements Management (15)
Reset-Domain Checking (15)
Scenario Generation (15)
Sequence Item (15)
Testbench Automation (15)
VRM (15)
Variable (15)
Verification Practice (15)
Virtual Interface (15)
ABV (14)
Assertion-Based Verification (14)
Automotive Functional Safety Forum (14)
BFMs (14)
COCOTB (14)
Config_db (14)
Configuration Database (14)
Customization (14)
Failure Analysis (14)
Fault Simulation (14)
Interoperability (14)
March 2016 - Volume 12 Issue 1 (14)
Performance (14)
SLEC (14)
UVMC Kit (14)
Virtual Sequences (14)
Continuous Integration (13)
Expressions (13)
FPGA Prototyping (13)
Formal Application (13)
Glitches (13)
Power Intent (13)
Python for Verification Series (13)
Sequencer (13)
System Level (13)
X-Propagation (13)
ASIL (12)
CDC Analysis (12)
DVCon Japan (12)
Declaration (12)
Environment Pattern (12)
Gate-Level Simulation (12)
HLS (12)
Intelligent Automation (12)
Monitors (12)
NVMe (12)
Parameterized Classes (12)
Productivity Gap (12)
Register Layer Adapter (12)
September 2021 - Volume 17 Issue 2 (12)
Unit Testing (12)
Universal Chiplet Interconnect Express (12)
Verification IQ (12)
Verification Run Manager (12)
AXI (11)
Adoption Trends (11)
Aerospace and Defense Verification Tech Day (11)
Analog (11)
Connections (11)
Creating and Using Constrained Random (11)
DFT Verification (11)
Design Complexity (11)
Generation (11)
Interview (11)
Jenkins (11)
June 2015 - Volume 11 Issue 2 (11)
June 2017 - Volume 13 Issue 2 (11)
Memory Models (11)
Methods (11)
Mixed-Signal Verification (11)
OVM (11)
Operators (11)
PYUVM (11)
Processor Design Verification (11)
RDC Design (11)
Reachability Checks (11)
Sub-system (11)
Test Environment (11)
Tool Assessment (11)
UCIe (11)
Verification Process Overview (11)
osmosis 2025 (11)
Checkers (10)
Continuous Integration System (10)
Coverage Models (10)
Fault Analysis (10)
Fault Grading (10)
Hardware Acceleration (10)
Hierarchical Components (10)
Inheritance (10)
Interrupts (10)
July 2022 - Volume 18 Issue 2 (10)
June 2013 - Volume 9 Issue 2 (10)
Macros (10)
Model Checking (10)
Multi-Die (10)
Proof Coverage (10)
Property Debug (10)
Report (10)
Root of Trust (10)
Safety Metrics (10)
Stimulus Generation (10)
Unified Power Format (10)
VIQ (10)
Verification Closure (10)
Bitstream (9)
Breakpoint (9)
Chiplets (9)
Configuration Object (9)
Creating and Using Functional Coverage (9)
Curriculum (9)
DPI-C (9)
Data Management (9)
Data Mining (9)
Data Models (9)
Data Types and Procedural Statements (9)
Deadlock (9)
Formal Assertion-Based Verification (9)
June 2012 - Volume 8 Issue 2 (9)
June 2014 - Volume 10 Issue 2 (9)
June 2018 - Volume 14 Issue 2 (9)
Learning Paths (9)
Monitor (9)
Multi-Core Architectures (9)
Predictive Analysis (9)
Reference Model (9)
Reset Architecture (9)
Retention (9)
Sequence-Driver Use Models (9)
Siemens Xcelerator Academy (9)
Skill Building (9)
Training (9)
UVM Stimulus, Tests, and Regressions (9)
VHDL-2008 (9)
Whats New in Functional Verification (9)
1800.2 (8)
AMBA (8)
Algorithms (8)
B/C/R Script (8)
Backdoor Accesses (8)
Class Handles (8)
Class Reference (8)
Clock Gating (8)
Convergence (8)
Coverage Goals (8)
Cross Coverage (8)
DMA Engine (8)
Design and Verification IP Forum (8)
Directed Test (8)
Ethernet (8)
Factory Pattern (8)
February 2013 - Volume 9 Issue 1 (8)
HDL Domain (8)
HTML Docs (8)
High Speed (8)
IC Reliability (8)
Interconnect (8)
Isolation (8)
June 2016 - Volume 12 Issue 2 (8)
March 2021 - Volume 17 Issue 1 (8)
Matlab (8)
Messaging (8)
Metrics-Driven (8)
Mixed-Signal Design (8)
OVM2UVM (8)
Occurrence Property Pattern (8)
Procedural Statements (8)
Randomization (8)
Release (8)
Safety (8)
Simulation Coverage (8)
State Transitions (8)
Supply Set (8)
Timing (8)
UVM Verification (8)
Verification Component (8)
osmosis 2023 A&D (8)
3DIC (7)
ADAS (7)
AI Algorithms (7)
Bind (7)
CDC Protocol (7)
Cache Coherency (7)
Class Objects (7)
Clocking Verification Challenges (7)
Conditionals (7)
Connecting the Testbench to the Design (7)
DAC 2019 (7)
Design Assurance (7)
Design Integrity (7)
Diagnostic Coverage (7)
Encapsulation (7)
Error Injection (7)
Error Traces (7)
Execution Semantics and Synchronization (7)
IP Blocks (7)
IP Security (7)
ISA (7)
Israel Static & Formal Tech Day (7)
Iterations (7)
July 2020 - Volume 16 Issue 2 (7)
LLMs (7)
March 2015 - Volume 11 Issue 1 (7)
March 2022 - Volume 18 Issue 1 (7)
March 2023 - Volume 19 Issue 1 (7)
Metastable (7)
Migration (7)
November 2014 - Volume 10 Issue 3 (7)
November 2015 - Volume 11 Issue 3 (7)
Order Property Pattern (7)
Parallel Simulation (7)
Parameter (7)
Power Analysis (7)
Power Estimation (7)
Power Logic (7)
Power Optimization (7)
Predictors (7)
RDC Violations (7)
Reconvergence (7)
Register Package (7)
Scalable Verification (7)
Schematic (7)
Sequential Analysis (7)
Siemens EDA (7)
Static Checks (7)
Structural Analysis (7)
System Scaling (7)
TLM FIFOS (7)
Technology Scaling (7)
Test Verification (7)
Testbench Customization in UVM (7)
Tool Qualification (7)
Traceability (7)
Transaction Recording (7)
UCDB (7)
UCIe 2.0 (7)
VA Live 2023 - Huntsville (7)
Waivers (7)
X-Checking (7)
X-Corruption (7)
AEH (6)
Agent (6)
Appendix (6)
Artificial Neural Network (6)
CDC Path (6)
Co-Simulation (6)
Coverage Intent (6)
DDR (6)
December 2017 - Volume 13 Issue 3 (6)
December 2022 - Volume 18 Issue 3 (6)
Design Mitigation (6)
Digital Design (6)
Distributed Resource Management (6)
Electronic Hardware (6)
HPC (6)
Hardware Security (6)
Hierarchical Flow (6)
High-Speed (6)
June 2019 - Volume 15 Issue 2 (6)
MARLUG 2023 (6)
MBIST (6)
MIPI (6)
March 2014 - Volume 10 Issue 1 (6)
March 2017 - Volume 13 Issue 1 (6)
March 2020 - Volume 16 Issue 1 (6)
March 2024 - Volume 20 Issue 1 (6)
November 2016 - Volume 12 Issue 3 (6)
November 2020 - Volume 16 Issue 3 (6)
October 2012 - Volume 8 Issue 3 (6)
October 2013 - Volume 9 Issue 3 (6)
Open Source (6)
PSL (6)
Phasing (6)
Pipelined (6)
Postsim (6)
Power Efficiency (6)
Pre-Silicon (6)
RDC Analysis (6)
Random Faults (6)
Reporting (6)
SPI (6)
Safety Verification (6)
Schematic Debug (6)
Secure Data Path (6)
Slave (6)
State Machine (6)
Strategy (6)
Test Generation (6)
UALink (6)
UVM Forum (6)
Utilization (6)
VA Live 2024 - El Segundo (6)
VA Live 2024 - San Diego (6)
VA Live 2025 - Hudson (6)
VA Live 2025 - Huntsville (6)
Verbosity (6)
Verification Effectiveness (6)
Voltage Domain Crossing (6)
Windows (6)
X-Effects (6)
YAML (6)
osmosis 2024 A&D (6)
ATPG (5)
Advance Your Verification Methodology (5)
Analysis Pattern (5)
BIST (5)
Bus Protocol (5)
Class Library (5)
Class Types (5)
Command API (5)
Constraint Solver (5)
Coverage Holes (5)
Creating and Using a Test Plan (5)
DAC 2018 (5)
DAC 2024 (5)
DSP (5)
Data Transfer (5)
December 2019 - Volume 15 Issue 3 (5)
Defect Coverage (5)
Design IP (5)
Design Scaling (5)
Dual Domains (5)
Error (5)
FMEDA (5)
February 2019 - Volume 15 Issue 1 (5)
Flip-Flop (5)
Fork-Join (5)
Formal Testbench (5)
Functional Correctness (5)
Guidelines (5)
HBM4 (5)
Hierarchical Sequences (5)
High-Level Synthesis (5)
In-Circuit Emulation (5)
JEDEC (5)
Layering (5)
Low Power Verification Forum (5)
MARLUG 2024 (5)
March 2018 - Volume 14 Issue 1 (5)
Modules (5)
Non-Determinism (5)
Objections (5)
Overrides (5)
Parameterized Tests (5)
Processor Core Verification (5)
Prototyping (5)
SVA (5)
SVUnit (5)
Sequence Library (5)
Simulink (5)
Specification (5)
Spice (5)
Split Transactor (5)
State-Based Model (5)
Stimulus Pattern (5)
Sub-system Level (5)
Testing Strategies (5)
Threads (5)
Transaction-Based Acceleration (5)
VA Live 2019 - Westford (5)
VA Live 2023 - Westford (5)
VA Live 2024 - Huntsville (5)
VA Live 2024 - Westford (5)
VA Live 2025 - El Segundo (5)
VA Live 2025 - Silicon Valley (5)
Virtual Methods (5)
Wishbone (5)
XML (5)
5G (4)
AI Model (4)
Address Mapping (4)
Batch and Debug (4)
Behavioral Modeling (4)
Bins (4)
Bit Width (4)
Black Boxing (4)
CXL (4)
Computational Storage (4)
Concurrent Processes (4)
Corner-case Bugs (4)
Coverage Achievement (4)
Data Encryption (4)
Data Link (4)
Design Patterns (4)
DisplayPort (4)
Driver Tracing (4)
ECO (4)
ED-80 (4)
Enumeration (4)
Fabric (4)
Fault List (4)
Formal Closure (4)
Formal Verification Apps (4)
HBM (4)
HDMI (4)
Hardware-Assisted Verification (4)
ICE Mode (4)
IEEE (4)
Implementation Pattern (4)
LFM (4)
Large Language Models (4)
Mitigation Architecture (4)
Non-Pipelined (4)
November 2018 - Volume 14 Issue 3 (4)
PCIe Gen 6 (4)
Phases (4)
Protocol Checkers (4)
QoR (4)
RDC Methodology (4)
Register-Level Scoreboards (4)
Reset Tree (4)
SVTB (4)
Specification Pattern (4)
Static Analyses (4)
Subsystem (4)
Tessent Test Solutions (4)
Testbench Architecture (4)
Time Cone (4)
Transaction-Level (4)
UART (4)
UCIe 3.0 (4)
UEC (4)
USB (4)
Unified Coverage Database (4)
Use Models (4)
VA Live 2023 - Austin (4)
VA Live 2024 - Austin (4)
VA Live 2024 - Fremont (4)
Verification Complete (4)
Verification Success (4)
X-Aware (4)
1.2 (3)
AHB (3)
Affect Probability (3)
Agile Development (3)
Airborne Electronic Hardware (3)
Analysis Components (3)
Application Lifecycle Management (3)
Arbitration (3)
BISR (3)
Base Test (3)
Bidirectional Protocols (3)
Boolean (3)
Built-In Self-Test (3)
Bus Functional Models (3)
CDC Signals (3)
CSI-2 (3)
Callbacks (3)
Case Statements (3)
Cause-Effect (3)
Certification (3)
Class Variables (3)
Classifications (3)
Clock Propagation (3)
Code Quality (3)
Control Logic (3)
Coroutines (3)
Cover Method (3)
Coverage Exclusion (3)
Cryptography (3)
Data Processing (3)
Delay Loops (3)
Design Analysis (3)
Design Constraints (3)
Design Specification (3)
Design for Safety (3)
Development Environment (3)
Dual Top (3)
Emulatability (3)
FPU (3)
Fault Detection (3)
Fibre Channel (3)
Floating-Point Units (3)
Formal Methods (3)
Golden Model (3)
HDM (3)
Handles (3)
Hardware Architecture (3)
Hardware Assurance (3)
Hardware Designs (3)
Horizontal Reuse (3)
IC Design (3)
IP Integration (3)
Instance (3)
Intelligent Integration (3)
JUnit (3)
July 2023 - Volume 19 Issue 2 (3)
Jump Statements (3)
LRM (3)
Load Balancing (3)
Loggers (3)
MC2 (3)
Mailboxes (3)
Mathworks (3)
Memory Debug (3)
Metric Validation (3)
NVM Express (3)
Namespaces (3)
NoC (3)
OSCI (3)
Observer (3)
Open Architecture (3)
PCI-SIG (3)
PCIe Gen 7 (3)
PHY (3)
Parallel Computing (3)
Phase-Level (3)
Pin Level (3)
Polymorphic Behavior (3)
Power Gating (3)
Precedence (3)
Profiling (3)
Protocol Layers (3)
QFL (3)
Qrun (3)
Questa Design Solutions (3)
Quirky (3)
RISC-V Verification Interface (3)
RTL Emulation (3)
Race Conditions (3)
Radiation Mitigation (3)
Re-Spins (3)
Re-targeting (3)
Reconfiguration (3)
Register Assistant (3)
Register-Level Stimulus (3)
Reset Handling (3)
Respins (3)
Risk Mitigation (3)
Routines (3)
SSD (3)
Safety Assurance (3)
Security Vulnerabilities (3)
Semaphores (3)
Sequential Optimization (3)
Serial Interface (3)
Singleton (3)
Slave Agent (3)
Spiral Refinement (3)
State Transition (3)
Static & Formal Adoption (3)
Static Lists (3)
Static Properties (3)
Stream (3)
Supply Network (3)
Synergistic Verification (3)
TBX (3)
Test Class (3)
Test Coverage (3)
Test Realization (3)
Transfer Protocols (3)
Trust Verification (3)
Type Casting (3)
UPF 4.0 (3)
UVM Rapid Adoption (3)
UVMC 2.3.0 (3)
UVMC 2.3.1 (3)
UVMC 2.3.2 (3)
UVMC 2.3.3 (3)
UVMC 2.3.4 (3)
Unidirectional (3)
VIP - 3.1 (3)
VbyOne (3)
Verification Architecture (3)
Virtual Prototyping (3)
X-State (3)
2.5D (2)
AHB-Lite (2)
ALU (2)
APB (2)
ASIL-C (2)
Abstract Class (2)
Abstract Specification (2)
Abstract Stimulus (2)
Access Path (2)
Assist (2)
Attribute (2)
AutoPDU (2)
Autonomous Systems (2)
Bi-Directional (2)
BiQuad (2)
Bidirectional (2)
Bit Flips (2)
C-PHY (2)
CHERI (2)
CHI (2)
CSI (2)
Campaign Management (2)
Chains (2)
Channel Detection (2)
Clock Definitions (2)
Clocking (2)
Command Line Processor (2)
Concrete Class (2)
Context-Aware Debug (2)
Conversion (2)
Cost Benefit (2)
Cover Capabilities (2)
Cover Properties (2)
Cover Statement (2)
Critical Storage (2)
Cross Probing (2)
Cutpoint (2)
D-PHY (2)
DPPM (2)
DVCON 2021 (2)
DVFS (2)
Debug Methodology (2)
Deprecated (2)
Design Checking (2)
Design Cycle (2)
Design Flow (2)
Designers (2)
Determinism (2)
Digital Signal Processing (2)
Digital Twin (2)
Domain Configuration (2)
Domain Topologies (2)
Downcasting (2)
Dynamic Power (2)
ECUs (2)
Embedded Software (2)
Enterprise Debug and Analysis (2)
Existence (2)
FIT Rate (2)
Facial Recognition (2)
Fault Coverage (2)
Fault Model (2)
Fault Scenarios (2)
Formal Concepts (2)
Formal Simulation (2)
Formal-Based (2)
Front and Back Door (2)
GLS (2)
GOMACTech (2)
Governance (2)
HSI (2)
HVL (2)
Hallucination (2)
Hardening (2)
Hardware Behavior (2)
Hardware Debugging (2)
Hole Analysis (2)
Hybrid Virtual Platform (2)
IDE (2)
IEEE 754 (2)
Illegal Bins (2)
Implementation Driven Formal (2)
Implies (2)
In-Circuit Simulation (2)
Indexing (2)
Instance Mapping (2)
Instruction Sets (2)
Integration Level (2)
Integrity Challenges (2)
Intelligent Testbench Automation (2)
Interconnect Signals (2)
Intersect (2)
JTAG (2)
Jittering (2)
Latch-Based Designs (2)
Latches (2)
Liberty Syntax (2)
LockGrab (2)
Lockstep (2)
Logic Cone (2)
Logic Faults (2)
Loop Statements (2)
MUX (2)
Machine Readable Specification (2)
Makefile (2)
Manageability (2)
Memory BIST (2)
Memory Usage (2)
Memory-based Sequences (2)
Metric Analyzers (2)
Network ID Mapping (2)
OnChip (2)
PAM4 (2)
PMHF (2)
Packet Transfer (2)
Parallel Compile (2)
Parameter-to-Signal (2)
Partitioned Compile (2)
Partitioning (2)
Pattern Splitting (2)
Phase Objections (2)
Pipe Interface (2)
Plusargs (2)
Point-to-Point Connections (2)
Post-silicon Debug (2)
Power Architecture (2)
Power Profiling (2)
Power Reduction (2)
Probe (2)
Protocol Agent (2)
Proxy Class (2)
QIS (2)
QOS Processor (2)
Quality Assurance (2)
Real Number Modeling (2)
Repair Architecture (2)
Resource Access (2)
Retargeting Flow (2)
SATA (2)
SCE-MI (2)
SCSI (2)
SDC (2)
SDC Verification (2)
SFV (2)
SLM (2)
SPFM (2)
SV & UVM Skills (2)
Sampling (2)
Security Analysis (2)
Semantics (2)
Semiconductor (2)
Sequence API (2)
Shift Left (2)
Sideband Packet (2)
Sign-Off Methodology (2)
Signal Wait (2)
Silicon Lifecycle Management (2)
Specification-Driven Methodology (2)
State Preservation (2)
Stimulus Free Verification (2)
Structural Checks (2)
Structures (2)
Subscriber (2)
Successive Refinement (2)
Supply Chain (2)
System Analysis (2)
System-in-Package (2)
Tcl/Tk (2)
Test Compression (2)
Test Flow (2)
Test Loading (2)
Test Ranking (2)
Thread Control (2)
Throughout (2)
Timing Integrity (2)
Transaction Layer (2)
Transmitter IP (2)
Transport Layer (2)
Trend Analysis (2)
UCIS (2)
UPF 2.0 (2)
UVM Simulation (2)
UVVM (2)
Universal Approximation (2)
Unreachability (2)
Until (2)
Upcasting (2)
VPI (2)
Vacuity (2)
Vectors (2)
Verification Crisis (2)
Verification Cycles (2)
Vertical Reuse (2)
VirtuaLAB (2)
Virtual Classes (2)
Virtual Method (2)
Virtual Sequencers (2)
Virtualization (2)
Visualization (2)
Wall-Clock Run-Time (2)
X-Mitigation (2)
X-Pessimism (2)
$display (1)
3PIP (1)
ACE (1)
AOP (1)
API Sequences (1)
ASIP (1)
Absence (1)
Active Driver Tracing (1)
Address Space Management (1)
Agentic AI (1)
Alternate Routing ID (1)
Analysis Port (1)
Antecedent (1)
Architectural Verification (1)
Arithmetic (1)
Aspect Oriented Programming (1)
Autonomous Vehicles (1)
Back Pointers (1)
Backward Compatibility (1)
Barriers (1)
Base Class (1)
Base Entity (1)
Behavioral Coverage (1)
Benchmarks (1)
Block to Chip (1)
Bounded Model Checking (1)
Bounded Proof (1)
Break on Change (1)
Build Flow (1)
Build Phase (1)
Bus Agent (1)
CDMA (1)
Cache Predictor (1)
Camera Serial Interface 2 (1)
Checklists (1)
Checkpoint (1)
Resource (968)
Article (294)
Session (220)
Webinar (211)
Chapter (134)
Paper (56)
Demo (46)
Conference (43)
Lesson (41)
Track (37)
Topic (26)
Seminar (12)
Cookbook (3)
Solution (3)
Product (2)
Pattern (1)
Reference (1)
Beginner (1081)
Intermediate (710)
Advanced (80)

2098 Results

  • Improving Verification Productivity Using Questa One Sim

    Webinar - Oct 23, 2025 by Karim Ameziane

    This webinar is essential for verification engineers and managers looking to overcome the challenges of increasing design complexity and achieve superior verification efficiency and faster time-to-market with Siemens' Questa One Sim. Furthermore, the webinar will showcase Questa One Sim's cutting-edge debugging tools. Experience how advanced capabilities like Protocol Debug, and X-Debug enhance productivity, enabling you to find bugs faster.

  • Ultra Accelerator Link (UALink) Verification: A Deep Dive with Siemens Avery VIP

    Webinar - Oct 15, 2025 by Justin Bunnell

    In this webinar, you will be introduced to the UALink protocol, focusing on its architecture and key features that enable scalable AI systems. We will then dive into the essential capabilities of Siemens Avery UALink Verification IP, designed to ensure complete and efficient verification of complex UALink-based accelerator designs.

  • Breaking Silos: Creating Synergetic Flows for Next-Gen Verification

    Webinar - Oct 08, 2025 by Kirolos Magdy

    In this webinar, through practical demonstrations and real-world examples, you'll see how next-generation verification goes beyond traditional approaches - enabling teams to break down silos, accelerate design cycles, and achieve higher quality results through intelligent automation and collaborative workflows.

  • Did You Know QuestaSim Supports VHDL-2019?

    Webinar - Oct 01, 2025 by Abdelrahman Tharwat

    In this webinar, we will explore the VHDL-2019 supported features in QuestaSim such as; enhancing your VHDL testbench, accessing the host environment, assertion reporting, view modes for design configuration optimization and more.

  • The Grapes Are Back! And Cake! And C Tests with UVM and Transactions For All! Easy.

    Resource (Verification Horizons Blog) - Sep 08, 2025 by Rich Edelman

    The grapes have returned – this weekend was “harvest” time. Jelly everywhere. A lot like this year here at Siemens. Lots of activity. New products. Announcements. Products everywhere. Jelly everywhere.

  • Why First-Silicon Success Is Getting Harder for System Companies

    Resource (Verification Horizons Blog) - Sep 03, 2025 by Harry Foster

    Everyone wants their own chip. Few are hitting first-silicon success. That’s the paradox shaping today’s semiconductor landscape. In the  2024 Siemens EDA / Wilson Research Group Functional Verification Study , which I authored, we found that only  14% of ASIC/SoC projects achieved first-silicon success  — the lowest figure in more than twenty years of tracking this data.

  • Siemens at DVCon India 2025: Driving the Future of Design and Verification

    Resource (Verification Horizons Blog) - Aug 26, 2025 by Dennis Brophy

    DVCon India 2025 , taking place on  September 10–11  at the  Radisson Blu, Marathahalli, Bangaluru , will mark a special milestone—its  10th anniversary . Over the past decade, DVCon India has grown into one of the region’s most influential conferences for design and verification professionals. Siemens will be prominently featured across vision talks, technical papers, posters, and workshops, showcasing its leadership in AI-driven EDA, hardware-assisted verification, and formal methodologies.

  • Reminder: DVCon U.S. 2026 Call for Papers – Sept 7th Deadline Approaching!

    Resource (Verification Horizons Blog) - Aug 25, 2025 by Dave Rich

    The  DVCon U.S. 2026 Call for Papers  deadline is  Sunday, September 7th at 11:59 PM . Don’t miss your chance to share your expertise and help shape the future of design and verification.

  • SystemVerilog Transactions, UVM and C: Correlation in a Functional Verification Environment

    Paper - Aug 20, 2025 by Rich Edelman

    Transaction level modeling and transaction level debug have been in use for years in SystemVerilog and Verilog simulation and verification, but not as available in VHDL, perhaps not used in GLS simulation and C testbenches, and taking new forms in system level modeling. This paper re-introduces and refreshes transaction recording and debug and suggests how each abstraction level can be used productively with worked examples runnable by the reader.

  • SystemVerilog Transactions, UVM and C: Correlation in a Functional Verification Environment

    Resource (Paper (.PDF)) - Aug 20, 2025 by Rich Edelman

    This paper re-introduces and refreshes transaction recording and debug and suggests how each abstraction level can be used productively with worked examples runnable by the reader.

  • SystemVerilog Transactions, UVM and C: Correlation in a Functional Verification Environment

    Resource (Slides (.PDF)) - Aug 20, 2025 by Rich Edelman

    This paper will review the various APIs and methods for transaction recording and demonstrate the concepts using an example. That example can be reused in reader code and is open source.

  • Verifying the Evolving UCIe Landscape: A 3.0-Aware Architecture for Manageability and Beyond

    Resource (Paper (.PDF)) - Aug 13, 2025 by Prashant Dixit

    With integrated debug hooks, exhaustive protocol checkers, traceability mechanisms, and topology-agnostic test scenarios, Avery UCIe VIP ensures functional correctness and architectural compliance. The architecture imposes no constraints on the DUT, enabling verification of any component within the management domain. Additionally, Avery UCIe VIP is equipped to handle the new demands introduced by UCIe 3.0, ensuring readiness for next-generation chiplet systems.

  • Accelerating UCIe Multi-die Verification with a Scalable, Smart Framework

    Resource (Paper (.PDF)) - Aug 13, 2025 by Ujjwal Negi

    Multi-die architecture introduces layers of verification complexity along with protocol-level challenges. Questa One Avery VIP for UCIe provides a protocol-aware, layered verification framework that scales from block-level validation to full system-level testing. Its automation capabilities enable faster set up and targeted testing across diverse DUT configurations. Integrated debugging tools provide high observability and faster root-cause analysis.

  • Accelerating UCIe Multi-die Verification with a Scalable, Smart Framework

    Paper - Aug 13, 2025 by Ujjwal Negi

    The Avery UCIe VIP provides a highly efficient and customizable verification environment, significantly reducing the effort and time needed. With automatic testbench generation, users can move from environment setup to actual verification almost instantly. The combination of configurable APIs, protocol-aware callbacks, and flexible parameter controls gives users complete control to simulate and reproduce any scenario, including complex corner cases, without rewriting their environment.

  • Verifying the Evolving UCIe Landscape: A 3.0-Aware Architecture for Manageability and Beyond

    Paper - Aug 13, 2025 by Prashant Dixit

    This white paper details a verification strategy for UCIe 3.0 designs, integrating both legacy manageability architecture and emerging UCIe 3.0 features into a reusable, scalable framework. Built on a layered UVM architecture, Questa One™ Avery™ VIP for UCIe enables flexible modeling of complex domains through configurable APIs and supports automated discovery and routing table set up for both direct and indirect management paths.

  • Siemens EDA at FMS 2025 – Shaping the Future of Memory and Storage

    Resource (Verification Horizons Blog) - Jul 31, 2025 by Dennis Brophy

    Siemens EDA is proud to be a featured participant at the  Future of Memory and Storage (FMS) 2025  conference, taking place at the  Santa Clara Convention Center . As a leader in verification IP and system-level solutions, Siemens EDA will showcase cutting-edge innovations across CXL, UCIe, NVMe, and AI interconnect technologies.

  • Generating SystemVerilog Assertion (SVA) Properties with Property Assist

    Webinar - Jul 16, 2025 by Mark Eslinger

    In this webinar, you will learn how Questa Property Assist automatically generates SystemVerilog Assertions (SVA) that describe the behavior of hardware designs, using AI technology. In addition, Property Assist turns user prompts into optimized LLM prompts, retrieves LLM provided solutions, and presents the best generated SVA solutions for the user.

  • Generating SystemVerilog Assertion (SVA) Properties with Property Assist

    Resource (Slides (.PDF)) - Jul 16, 2025 by Mark Eslinger

    In this webinar, you will learn how Questa Property Assist automatically generates SystemVerilog Assertions (SVA) that describe the behavior of hardware designs, using AI technology.

  • Aerospace & Defense

    Reference - Jul 01, 2025 by

    Welcome to the Aerospace and Defense event archive, where you will find presentations and slide decks from live events that you may have missed. *Please note: you will need a valid login to download the session presentations.

  • Smart Verification for Modern Complexity

    Conference - Jun 23, 2025 by Abhi Kolpekwar

    In this session, you will learn how scalable, intelligent verification strategies are addressing these modern complexity challenges through connected workflows, AI-enhanced automation, and data-driven insights.

  • Accelerating Functional Coverage with Questa One CX

    Webinar - Jun 18, 2025 by Chris Crile

    This webinar introduces Questa One Sim CX, an innovative coverage-driven simulation solution that revolutionizes SystemVerilog UVM verification workflows.

  • Accelerating Functional Coverage with Questa One CX

    Resource (Slides (.PDF)) - Jun 18, 2025 by Chris Crile

    In this webinar, you learn the benefits of using Questa One Sim CX in your constrained random verification environment.

  • Industrial-Grade AI in EDA: From Promise to Practice — A Siemens Panel at DAC 2025

    Resource (Verification Horizons Blog) - Jun 17, 2025 by Harry Foster

    The AI revolution is reshaping everything from entertainment to enterprise software — but what does it take to bring artificial intelligence into the high-stakes, precision-driven world of electronic design automation (EDA)? That’s the central question behind a standout DAC 2025 panel hosted by Siemens EDA: “ Achieving Industrial-Grade AI in EDA: Challenges, Lessons, and Opportunities .”

  • Generative AI: The Hype, The Hope, The Hard Truths — And the Debate at DAC

    Resource (Verification Horizons Blog) - Jun 17, 2025 by Harry Foster

    The semiconductor industry is no stranger to bold claims. But few topics today spark more debate — or more genuine uncertainty — than generative AI. At DAC 2025, we’re bringing this debate directly to the Pavilion stage with a dynamic panel.

  • Accelerated Safety Assurance with Questa One Functional Safety Solution

    Resource (Verification Horizons Blog) - Jun 16, 2025 by Jake Wiltgen

    In an increasingly digital world, the safety and reliability of electronic systems are no longer optional, they are essential. Whether we’re talking about the circuitry in modern cars, life-saving medical devices, or complex industrial automation systems, the need for robust functional safety methodologies is greater than ever.