• Skip to main content

User2User - Munich

Tuesday, May 13th-8:00 AM PDT

Check out the User2User Europe 2025 conference session catalog and plan the sessions you'll attend.

Register Now!

User2User - Santa Clara

Tuesday, May 20th-8:00 AM PDT

Check out the User2User North America 2025 conference session catalog and plan the sessions you'll attend.

Register Now!

Productivity Webinar

Wednesday, May 21st-8:00 AM PDT

Solving the Semiconductor Verification Crisis: From Problem to Productivity

Register Now!

Traceability Webinar

Wednesday, May 28th-8:00 AM PDT

Streamlining Requirements Traceability Using Questa Verification IQ Testplan Author

Register Now!

Verification Academy Live

Tuesday, Jun 03rd-6:30 AM PDT

Hudson, MA | American Heritage Museum

Register Now!

Verification Academy Live

Thursday, Jun 05th-7:30 AM PDT

Huntsville, AL | Siemens Training Center

Register Now!
SIEMENS Verification Academy
  • Log In
  • Register
  • Topics

    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • UVM
    • Simulation & Debug
    • Methodology & Standards
    • Questa Design Solutions
    • Verification Management & IP
    UVM
    • UVM Connect
    • UVM Framework
    • SystemVerilog
    Simulation & Debug
    • Simulation
    • Debug
    Methodology & Standards
    • Coverage
    • FPGA Verification
    • Functional Safety
    • Low Power
    Questa Design Solutions
    • Clock-Domain Crossing
    • Formal Verification
    • Reset-Domain Crossing
    Verification Management & IP
    • Verification IQ
    • Verification IP
    • Verification Planning
    All Topics
  • Cookbooks

    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM
    • Guidelines & Migration
    • Class Reference
    • Coverage
    UVM
    • UVM Basics
    • UVM Testbench
    • UVM Configuring a Test Environment
    • UVM Analysis Components & Techniques
    • UVM Sequences
    • UVM Messaging System
    • UVM Stimulus Techniques
    • UVM Register Abstraction Layer
    • UVM Debugging
    • UVM Connect
    Guidelines & Migration
    • SystemVerilog Coding
    • SystemVerilog Performance
    • UVM Coding
    • UVM Performance
    • UVM 1800.2
    • UVM 1.2
    • OVM to UVM
    • Deployment
    • Code Examples
    Class Reference
    • UVM 1.2
    • UVM 1.1d
    • UVM 1.1c
    • UVM 1.1b
    • UVM 1.1a
    Coverage
    • Coverage Metrics and Process (Theory)
    • Coverage Examples (Practice)
    • Appendices
    All Cookbooks
  • All Content

    Browse all content in the Verification Academy

    • By Type
    • By Video
    • By Tag
    • By Audience
    By Type
    • Article
    • Cookbook
    • Resource
    • Track
    By Video
    • Demo
    • Lesson
    • Seminar
    • Session
    • Webinar
    By Tag
    • SystemVerilog
    • AI/ML
    • UVMF
    • Testbench
    • Industry Trends
    By Audience
    • Beginner
    • Intermediate
    • Advanced
    All Content
  • Forums

    • Forums
    • By Tags
    • By Topic Status
    Forums
    • UVM
    • SystemVerilog
    • Coverage
    By Tags
    • Assertion
    • SystemVerilog
    • Constraint
    • Sequence
    • RAL
    By Topic Status
    • By Latest
    • By Unsolved
    • By Solved
    All Forums
  • More

    • Verification Academy
    • Siemens EDA
    • Siemens Learning Center
    Verification Academy
    • VA Live - Upcoming Webinars
    • VA Live - On-Demand
    • Verification Horizons Blog
    • About Us
    • Contact Us
    Siemens EDA
    • Events & Webinars
    • VA Live 2025
    • osmosis
    • User2User 2025
    • Verification Jobs @ Siemens
    Siemens Learning Center
    • Learning Memberships
    • Learning Labs
    • On-Demand Training
    • Instructor Led
    • Badging and Certification
    VA Live - Upcoming Webinars
    • Verification IQ
    • Verification Planning
    VA Live - On-Demand
    • Clock-Domain Crossing
    • Debug
    • Formal Verification
    • FPGA Verification
    • Functional Safety
    • Questa Design Solutions
    • Reset-Domain Crossing
    • SystemVerilog
    • Verification IP
    • Verification IQ
    Verification Horizons Blog
    • Closing the Gap in Software Skills for Verification Engineers
    • Accellera announces fee-free availability of IEEE Std. 1801™-2024
    • Got Coverage?
    • Update from the Standards World: Accellera Approves UVM-MS 1.0 Standard
    Events & Webinars
    • Siemens EDA at DAC 2025
    • PCI-SIG Developers Conference 2025
    VA Live 2025
    • Hudson, MA | June 3rd
    • Huntsville, AL | June 5th
    • Post Event Archive
    osmosis
    • osmosis 2025
    • osmosis 2024
    • osmosis 2023
    • osmosis 2022
    User2User 2025
    • North America
    • Europe
    • Library Archive
    Verification IQ
    • Smart Debug: Accelerate Root Cause Analysis and Reduce Debug Turnaround Time with Questa Verification IQ Regression Navigator
    • Smart Regression: Optimize Regression Efficiency Using Questa Verification IQ Regression Navigator
    • Boost Your Verification Productivity with Questa Verification IQ
    • Questa Verification IQ: Boost Verification Predictability and Efficiency with Big Data
    Verification Planning
    • Solving the Semiconductor Verification Crisis: From Problem to Productivity
    Clock-Domain Crossing
    • CDC Philosophy: The Existential Questions of Constraints, Waivers, and Truth
    • CDC Verification: Beyond Structural Analysis
    • Preventing Glitch Nightmares on CDC Paths
    • A Methodology for Comprehensive CDC Analysis
    Debug
    • Faster Debug of Complex Testbenches using Visualizer
    • Win the Tick to Trade Race by Root Causing Bugs Faster with QuestaSim
    • Prevent Performance Problems with Prompt RTL Profiling
    • Accelerate Development Using Advanced Debugging Approaches
    Formal Verification
    • Streamlining FPU Verification with an Alternative to C-reference Model Approaches
    • Explore How to Protect Against Data Corruption with Formal Security Verification
    • Questa Formal Verification IP AMBA: Achieve Protocol Compliance in Designs
    • Functional Verification Workflow for Trusted and Assured Microelectronics
    FPGA Verification
    • Securing your FPGA Design from RTL through to the Bitstream
    • Improving FPGA Safety and Security Compliance: FPGA Equivalence Checking from RTL to the Bitstream
    • Bringing Model-based Systems Engineering to IC and FPGA Design
    • ModelSim to Questa - Productivity Features
    Functional Safety
    • Enhancing Defect Coverage in DFT
    • Safety Analysis for Automotive Chips Based on ISO 26262
    • An End-to-End Functional Safety Solution for Automotive ICs Based on ISO 26262
    • Union of SoC Design & Functional Safety FlowUnion of SoC Design & Functional Safety Flow
    Questa Design Solutions
    • Continuous Integration (CI) Driving Efficient Program Execution
    • Practical Flows for Continuous Integration: Making The Most of Your EDA Tools
    • Questa Design Solutions as a Sleep Aid
    • Questa Lint vs Formal AutoCheck
    Reset-Domain Crossing
    • Questa RDC Assist – Improving Designer Productivity and Enabling Faster RDC Verification Closure with Machine Learning
    • New Advanced Techniques for Reset Domain Crossing (RDC) Analysis
    • RDC Overview & Questa RDC Methodology
    • Handling Reset Domain Crossing for Designs with Set-Reset Flops
    SystemVerilog
    • Introduction to SystemVerilog Assertions
    • Easy Test Writing with a Proxy-driven Testbench
    • Making Your DPI-C Interface a Fast River of Data
    • The Life of a SystemVerilog Variable
    Verification IP
    • Breaking Barriers: Ethernet 1.6T, Infiniband, UALink, and UEC Verification for Next-Gen Connectivity
    • PCIe Gen7 Verification with Siemens Avery Verification IP
    • Verifying the Next Generation High Bandwidth Memory Controllers for AI and HPC Applications
    • The Future of Multi-Die System Verification with UCIe

Breadcrumbs

  1. Home
  2. Topics
  3. Planning, Measurement and Analysis

Verification Planning and Management

This track will define terms, logically divide up the verification effort, and lay the foundation for actual verification planning and management on a real project.

  • Planning, Measurement and Analysis

Peet James

Last Updated Feb 2011
  • Metrics
  • Test Planning
  • Verification Management
  • Verification Planning
Begin Track

Track Navigation

Jump to item

  • Verification Planning and Management
  • 1. Why Plan?
  • 2. Why It's Hard
  • 3. Plan of Attack
  • Sessions

    • Why Plan?

      This session moves beyond general fear based justifications for increased verification efforts to logical reasons for why verification typically is more overall effort than the actual design.

      Track Feb 25, 2011 by Peet James

      • Planning & Analysis

    • Why It's Hard

      This session covers seven historical reasons as to why the overall verification effort and verification planning in general is difficult.

      Track Feb 25, 2011 by Peet James

      • Planning & Analysis

    • Plan of Attack

      This session goes towards dividing up all that work into some logical categories and coming up with a plan of attack for overall verification success.

      Track Feb 25, 2011 by Peet James

      • Planning & Analysis

  • Overview


    The verification of any design of size is a daunting task that requires successful forethought in the form of formulating, architecting, strategizing and documenting an overall verification blueprint. The value of creating such a blueprint at the start of a project has been proven out through gathered metrics of successful projects. This verification planning and management (VPM) course is a 3 part, 90 min introduction towards creating such a verification blueprint.

    The goal of verification planning and management is to architect an overall verification approach, and then to document that approach in a family of useful, easily extracted, maintainable verification documents that will strategically guide the overall verification effort so that the most amount of verification is accomplished in the allotted time. The aim of this course is to define terms, logically divide up the verification effort, and lay the foundation for actual verification planning and management on a real project.

    This material is introductory only, as it is a modification of the first few presentations an entire set of over 20 VPM presentations/discussions that are custom applied to an actual project where they guide the creation of verification documentation and implementation.

SIEMENS Siemens Digital Industries Software
Portfolio
  • Cloud
  • Design, Manufacturing and PLM Software
  • Electronic Design Automation
  • Insights Hub
  • Mendix
How to Buy
  • Buying with Siemens
  • Buy Online
  • Partners
  • Academics
  • Renewals
  • Refund Policy
Siemens
  • About Us
  • Careers
  • Community
  • Events
  • Leadership
  • News and Press
  • Trust Center
Contact
  • VA - Contact Us
  • HLS - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Provide Feedback
  • Report Piracy

© Siemens 2025

  • Terms of Use
  • Privacy Policy
  • Cookie Statement
  • DMCA
  • Whistleblowing