Please login to view the entire Verification Horizons article.
Please register or login to view.
by Jim Lewis, SynthWorks VHDL Trainings
1. INTRODUCTION
VHDL-2008 (IEEE 1076-2008) is here! It is time to start using the new language features to simplify your RTL coding and facilitate the creation of advanced verification environments.
VHDL-2008 is the largest change to VHDL since 1993. An abbreviated list of changes includes:
Enhanced Generics = better reuse Assertion language (PSL) = better verification Fixed and floating point packages = better math Composite types with elements that are unconstrained arrays = better data structures Hierarchical reference = easier verification Simplified Sensitivity List = less errors and work Simplified conditionals (if,.) = less work Simplified case statements = less work
This article overviews
...
