A Formal-based Approach for Efficient RISC-V Processor Verification
The openness of RISC-V allows customizing and extending the architecture and microarchitecture of a RISC-V based core to meet specific requirements. This appetite for more design freedom is also shifting the verification responsibility to a growing community of developers. Processor verification, however, is never easy. The very novelty and flexibility of the new specification results in new functionality that inadvertently creates specification and design bugs.
![](https://res.cloudinary.com/dlzix82l9/image/upload/f_auto/v1702661280/Verification-Horizons/March-2023/verification-horizons_formal-based-approach-for-efficient-risc-v-processor-verification_s5whd3.jpg)
Full-access members only
Register your account to view A Formal-based Approach for Efficient RISC-V Processor Verification
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.