Evolving the Use of Formal Model Checking in SoC Design Verification

Project RAPID is a hardware-software co-design initiative in Oracle Labs that uses a heterogeneous hardware architecture combined with architecture-conscious software to improve the energy efficiency of database-processing systems.

Assurance
Bug Hunting
Connectivity
Formal Verification
Model Checking
Registers
SoC
Sub-system
March 2015 - Volume 11 Issue 1
Verification Horizons
Intermediate

Formal Verification

Assurance
Bug Hunting
Connectivity
Formal Verification
Model Checking
Registers
SoC
Sub-system
March 2015 - Volume 11 Issue 1
Verification Horizons
Intermediate

This content is reserved for members. Register new account or login to view.

Register your account to view Evolving the Use of Formal Model Checking in SoC Design Verification

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.