UVM-based Verification of a RISC-V Processor Core Using a Golden Predictor Model and a Configuration Layer
RISC-V is a new ISA (Instruction Set Architecture) that introduces high level of flexibility into processor architecture design, and enables processor implementations tailored for applications in a variety of domains, from embedded systems, IoT, and high-end mobile phones to warehouse-scale cloud computers.
Full-access members only
Register your account to view UVM-based Verification of a RISC-V Processor Core Using a Golden Predictor Model and a Configuration Layer
Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.