Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.
    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages
    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage
    • Techniques & Tools

      • Verification IP
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Clock-Domain Crossing
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.
    • Universal Verification Methodology (UVM)

      • Advanced UVM
      • Basic UVM
      • Introduction to UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time
    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification
    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters
    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking
    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.
    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum
    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum
    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum
    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).
    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns
    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns
    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.
    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook
    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines
    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.
    • Upcoming & Featured Events

      • CDC+RDC Analysis - 4/20
      • Low Power Verification - 4/29
      • User2User - 5/26
      • Webinar Calendar
    • On-Demand Webinars

      • Basic Abstraction Techniques
      • Safety Analysis Techniques
      • QVIP Workflow and Debug for PCIe
      • Writing a Proxy-driven Testbench
      • Achieving High Defect Coverage
      • Visualizer Features
      • Questa Static and Formal Apps
      • All On-Demand Webinars
    • Recording Archive

      • Siemens EDA 2021 Functional Verification Webinar Series
      • Improving Your SystemVerilog & UVM Skills
      • Should I Kill My Formal Run?
      • Visualizer Debug Environment
      • Industry Data & Surveys
      • All Recordings
    • Conferences

      • DVCon 2021
      • DVCon 2020
      • DAC 2019
      • All Conferences
    • Mentor Learning Center

      • SystemVerilog Fundamentals
      • SystemVerilog UVM
      • View all Learning Paths
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.
    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Academy Newsletter
      • Technical Resources
    • Verification Horizons Publication

      • Verification Horizons - March 2021
      • Verification Horizons - November 2020
      • Verification Horizons - July 2020
      • Issue Archive
    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us
    • Training

      • Questa Basic
      • Questa Advanced
      • Mastering Questa
  • Home
  • Verification Horizons
  • June 2016
  • Marking Milestones: In Life and in Technology

Marking Milestones: In Life and in Technology

Verification Horizons - Tom Fitzpatrick, Editor

 In Life and in Technology by Tom Fitzpatrick, Mentor Graphics

Tom Fitzpatrick

“...exciting new technology comes with its own set of pitfalls, many of which we may not even be aware of yet.”

—Tom Fitzpatrick

Welcome to our special DAC 2016 Edition of Verification Horizons.

As I’ve said many times, DAC is undoubtedly my favorite work-related week of the year. In giving us all the opportunity to see the amazing technology that Mentor Graphics, our partners and even our competitors introduce and the chance to catch up with old friends and colleagues, it serves as an annual milestone by which we measure both the progress of our industry and the passing of time. This year, DAC happens to follow closely on the heels of a personal milestone as well. By the time you read this, my son, David, will have graduated from high school. I hope you’ll forgive a little paternal pride and allow me to tell you that he completed high school as the valedictorian of his class and will be attending Georgetown University in the fall. His mother, sister and I are, as you can imagine, extremely proud of him. I feel in some ways like we’ve reached “tape out” with this amazing young man as he goes out into the world, but of course our job is nowhere near complete. And, fortunately, we still have the summer with him.

One challenge David will have that most of us probably didn’t even consider when we graduated high school is a world with actual self-driving cars. As with anything, this exciting new technology comes with its own set of pitfalls, many of which we may not even be aware of yet. Our first article, “How Formal Techniques Can Keep Hackers from Driving You into a Ditch,” by my colleague Joe Hupcey, our Questa® Formal Product Manager, certainly lives up to its title. By walking you through a case study, Joe will first scare you and then reassure you that the proper use of formal technology can indeed protect your car, whether self-driving or automation-assisted, from being hacked, with potentially life-saving implications.

In “Simplifying HDCP Verification Using Questa® VIP (QVIP),” my colleagues from the Mentor VIP team begin with an explanation of the High-Bandwidth Digital Content Protection (HDCP) protocol, which can be used to protect critical audio and video data from third parties. Next, they lay out some of the verification challenges inherent in such a multi-step protocol, and then show how Mentor’s Display QVIP components are ideally suited for verifying this important functionality. It also serves to show some of the usability improvements we’ve made to our QVIP library.

We round out our Mentor-contributed articles in this issue with "No RTL Yet? No Problem: UVM Testing a SystemVerilog Fabric Model" by my long-time colleague Rich Edelman. This article was originally presented as a paper at DVCon-US in March, but it's so good we wanted to share it with you. Rather than your verification team needing to wait for an RTL model of the DUT, Rich shows how some of the more abstract SystemVerilog language constructs can be used to create a functional model against which you can begin building your UVM testbench and developing sequences that can be reused with the ultimate RTL model at both the block and system level.

We begin our Partners' Corner section with "Accelerating Networking Products to Market" by noted emulation expert Lauro Rizatti, a frequent contributor. In the article, Lauro walks us through the evolution of emulation for verifying a complex network SoC, such as an Ethernet switch, from in-circuit emulation (ICE), with its limited usability and complex cabling, to today's enterprise-wide reconfigurable emulation resource center using Mentor's VirtuaLAB software.

Next, our friends at Barco-Silex enlighten us about “The Advantage of Using Mentor Graphics for the Physical Verification of FPGAs in Accordance with an Aerospace DO254 Methodology Flow.” The article highlights the flexibility of their AVP254 modular test platform that allows tests to be developed with the RTL model and then reused as-is with the actual FPGA once it’s available.

In “Extending UVM Verification Models for the Analysis of Fault Injection Simulations,” our friends at IROC Technologies show how UVM can be used in an ISO 26262-compliant verification effort. With some clever use of UVM phases and the uvm_report_catcher, they incorporate their Fault Injection Database, which allows control and coverage of faults to be recorded, in accordance with ISO 26262.

Our last Partners’ Corner contribution, “Saving Time and Improving Quality with a Specification to Realization Flow” comes from our friends at Agnisys. Their ISequenceSpec™ (ISS) tool lets you specify a set of sequences to exercise your design and then transform these sequences into UVM sequences or other implementations. These UVM sequences are then imported into the Mentor Graphics Questa inFact Intelligent Testbench Automation solution as actions that become nodes in a graph-based representation of abstract stimulus for the DUT.

In our Consultants’ Corner, we have VerifWorks introducing a set of best practices in UVM to help you “Solve UVM Debug Problems with the UVM Vault.” The article shows how to take advantage of some built-in UVM features with which you may be unfamiliar to help you debug a variety of problems commonly encountered when using the UVM Factory. These techniques were featured in the UVM “Tips and Tricks” tutorial at DVCon-US back in March.

I’ve had the great fortune, as Editor, to share with you numerous stories about my family over the years, and it’s been fun to relate these anecdotes to various aspects of Functional Verification, however contrived those analogies may be. But now I think about my son, about whom I’ve shared stories of when I coached him in baseball, hiked with him in the Boy Scouts and shared the many ups and downs of our beloved Boston Red Sox and New England Patriots, and I am amazed at how much we have both changed over the past 10+ years that Verification Horizons has been published. He is about to embark toward horizons of his own, and I’m excited to see how things turn out for him.

Respectfully submitted,
Tom Fitzpatrick
Editor, Verification Horizons

Back to Top

Table of Contents

Verification Horizons Articles:

  • Marking Milestones: In Life and in Technology

  • How Formal Techniques Can Keep Hackers from Driving You into a Ditch

  • Simplifying HDCP Verification Using Questa® VIP

  • No RTL Yet? No Problem. UVM Testing a SystemVerilog Fabric Model

  • Accelerating Networking Products to Market

  • The Advantage of Using Mentor Graphics for the Physical Verification of FPGAs in Accordance with an Aerospace DO254 Methodology Flow

  • Extending UVM Verification Models for the Analysis of Fault Injection Simulations

  • Saving Time and Improving Quality with a Specification to Realization Flow

  • Solve UVM Debug Problems with the UVM Vault

Siemens Digital Industries Software

Siemens Digital Industries Software

##TodayMeetsTomorrow

Solutions

  • Cloud
  • Mendix
  • Siemens EDA
  • MindSphere
  • Siemens PLM
  • View all portfolio

Explore

  • Digital Journeys
  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Newsletter
  • Customer Stories

Contact Us

USA:

phone-office +1 800 547 3000

See our Worldwide Directory

  • Contact Us
  • Support Center
  • Give us Feedback
©2021 Siemens Digital Industries Software. All Rights Reserved.
Terms of Use Privacy Cookie Policy