Please login to view the entire Verification Horizons article.
Please register or login to view.
INTRODUCTION
An assertion is a conditional statement that indicates the incorrect behavior of a design by flagging an error and thereby catching bugs. Assertions are used for validating a hardware design at different stages of its life-cycle, such as formal verification, dynamic validation, runtime monitoring, and emulation. Assertion-based verification provides significant benefits to the design and verification process. It aids easy detection of functional bugs, allows the user to find bugs closer to the actual cause, and ensures that bugs are found early on in the design process. Assertions bring immediate benefits to the whole design and verification cycle; thus any challenges engineers face in coding and testing them are worth
...
