Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Functional Safety
      • Portable Test and Stimulus
      • Design & Verification Languages

    • Methodologies

      • Coverage
      • UVM - Universal Verification Methodology
      • FPGA Verification

    • Techniques & Tools

      • Acceleration
      • Formal-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Verification IP
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • UVMF - One Bite at a Time
      • Introduction to UVM
      • Basic UVM
      • UVM Debug
      • Advanced UVM
      • UVM Connect

    • Featured Courses

      • Introduction to DO-254
      • Portable Stimulus Basics
      • SystemVerilog OOP for UVM Verification
      • Power Aware Verification
      • Power Aware CDC Verification
      • Assertion-Based Verification
      • Metrics in SoC Verification

    • Additional Courses

      • Clock-Domain Crossing Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal Coverage
      • Formal-Based Technology: Automatic Formal Solutions
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • AMS Forum
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizon - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Upcoming & Featured Events

      • SLEC From C to RTL - January 29th
      • Safety Critical Web Seminar - January 30th
      • DVCon - February 25th
      • Events Calendar

    • On Demand Seminars

      • Portable Simulus
      • Debug
      • Coverage
      • FPGA Verification
      • Stimulus Generation
      • UVM Forum
      • All On-Demand Seminars

    • Recording Archive

      • Portable Stimulus from IP to SoC
      • UVM 1800.2 & Updated UVM Cookbook
      • Wilson Research Group - 2018 Results
      • What Is Formal, And How It Works Under-the-Hood
      • DAC & DVCon
      • All Recordings

    • Mentor Training Center

      • SystemVerilog Assertions
      • SystemVerilog for Verification
      • SystemVerilog UVM
      • SystemVerilog UVM Advanced
      • Instructor-led Training

    • Mentor Learning Center

      • SystemVerilog Vectors and Arrays
      • SystemVerilog Advanced OOP
      • SystemVerilog Functional Coverage
      • UVM Transactions and Sequences
      • UVM Monitors and Agents
      • UVM Tests and Complex Sequences
      • Functional Verification Library
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification Horizons Blog
      • Academy News
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - November 2018
      • Verification Horizons - June 2018
      • Verification Horizons - March 2018
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Contact Us

    • Training

      • Questa® & ModelSim®
      • SystemVerilog
      • Functional Verification Library
  • Home /
  • Portable Test and Stimulus

Portable Test and Stimulus

Portable Test and Stimulus

SoC verification requires more than just simulation. Multiple platforms, including emulation and FPGA prototyping, are required to verify complex designs from the block level to subsystems and full systems-on-chip. Each platform requires its own language and format for specifying tests, and these tests are often composed by different teams as well, and too much time and effort are spent recreating the same test information throughout a project. The Portable Stimulus Standard (PSS) was developed to solve this problem.

By providing a single abstract specification of verification intent, PSS allows tools, like Questa® inFact, to generate target-specific implementations of the test for the various platforms involved in verification. This frees up teams to focus on what should be tested rather than having to implement the same test multiple times. By randomizing the generation of scenarios subject to the rules and constraints defined in the abstract specification, PSS can automate the process to maximize coverage and ensure the most efficient execution of a wide range of tests on multiple platforms.

Find out more about Questa® inFact, the leading Portable Stimulus Solution.

 Portable Stimlus

Portable Stimulus Seminar

Why Portable Stimulus?

Why Portable Stimulus Session | Subject Matter Expert - Tom Fitzpatrick | Verification Academy Live Seminar

What’s all the fuss about? This introductory session sets the stage for the day by exploring the requirements to reuse stimulus and test intent throughout an SoC project which involves running different tests in different languages on different platforms at different stages of the process. It explains the value of an abstract declarative specification of verification intent and outlines the motivation and projected flow of the new Accellera Portable Stimulus Standard (PSS).

Portable Stimulus Standard Uncovered

Portable Stimulus Standard Uncovered Session | Subject Matter Expert - Tom Fitzpatrick | Verification Academy Live Seminar

This in-depth session explains the concepts in PSS and shows how you can create an abstract model of your verification intent that can be used to generate multiple scenarios implemented in UVM, C or other languages to execute on the necessary platform(s) in your verification flow.

PSS Panel Discussion

PSS Panel Discussion Session | Subject Matter Expert - Harry Foster | Verification Academy Live Seminar

Harry Foster and Tom Fitzpatrick along with guest panelists; Hugh Walsh from Marvell, Nguyen Le from Microsoft and Biju Odayammatath from Western Digital discuss the latest Portable Stimulus Standard and how you could leverage it to increase your verification productivity.

PSS Usage Examples

PSS Usage Examples Session | Subject Matter Expert - Matthew Ballance | Verification Academy Live Seminar

PSS provides features that enable test intent to be specified in a far more abstract a reusable manner than existing techniques.

In this session, two examples are used to illustrate:

- How abstract PSS test intent is easily targeted to a specific design without modifying the original test-intent description
- How PSS test intent can be enhanced to cover new requirements without modifying the original test-intent description

Wrapping Up - Where do we go from here?

Wrapping Up - Where do we go from here? Session | Subject Matter Expert - Tom Fitzpatrick | Verification Academy Live Seminar

This brief session gives an update on the projected PSS release schedule and shows how our Questa® inFact tool supports the Portable Stimulus Standard.

Portable Stimulus Basics Course

Why Portable Stimulus?

Why Portable Stimulus? Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

This session will discuss the motivation and goals for Portable Stimulus, explore the idea of scenario-level stimulus and examine the requirements for a viable Portable Stimulus solution.

What is Portable Stimulus?

What is Portable Stimulus? Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

This session will provide a detailed understanding of what a scenario-level test actually involves; how to think and plan at the scenario level; and how a single scenario-level specification can be used to create multiple test scenarios.

Walking Through a Portable Stimulus Example

Walking Through a Portable Stimulus Example Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

In this session, you will be walking through a simple Portable Stimulus example.

Virtual Lab

Questa® inFact Getting Started Importing a Testbench

This virtual lab tutorial includes three exercises designed to introduce you to Questa® inFact and to the process of importing existing testbench source to automate the integration of Questa® inFact into an existing verification environment. The example in this tutorial uses the Universal Verification Methodology (UVM) with SystemVerilog.

Learn more.

Related Resources

Portable Stimulus: A New Hope

DAC 2018 | Portable Stimulus: A New Hope

This session will provide an overview of the new Portable Stimulus Standard, show expected use models and provide some concrete examples of how to apply this exciting technology.

Portable Stimulus from IP to SoC - Achieve More Verification

DAC 2018 | Portable Stimulus from IP to SoC - Achieve More Verification

This session will show how Mentor’s inFact portable stimulus tool is applied across the verification spectrum and the spectrum of verification engines to achieve more verification with the same resources.

Automating Reusable, Retargetable Scenario-Level Tests with Portable Stimulus

Automating Reusable, Retargetable Scenario-Level Tests with Portable Stimulus Session | Subject Matter Expert - Matthew Balance | Academy Live Web Seminar

In this session, you will learn how graph-based portable stimulus raises the abstraction level of test specification and execution, and enables tests to be retargeted across environments and execution platforms.

 

Testbench Automation: How to Create a Complex Testbench in a Couple of Hours

In 2014, the semiconductor industry passed an important milestone. For the first time, the average engineering team had more verification engineers than designers. This means that any improvement in the efficiency of verifications teams has a significant impact on overall project costs and time to market.

Verification Horizons

  • Creating SoC Integration Tests with Portable Stimulus and UVM Register Models
  • Make Your Constraints More Dynamic with Portable Stimulus
  • Getting Generic with Test Intent: Separating Test Intent from Design Details with Portable Stimulus
  • Smoothing the Path to Software-Driven Verification with Portable Stimulus
  • Portable Stimulus Modeling in a High-Level Synthesis User's Verification Flow
  • Automating Tests with Portable Stimulus from IP to SoC Level
  • Bridging UVM to the Portable Stimulus Standard with Questa® inFact
  • Improving Performance and Verification of a System Through an Intelligent Testbench
  • Saving Time and Improving Quality with a Specification to Realization Flow
  • A New Stimulus Model for CPU Instruction Sets
  • Intelligent Testbench Automation with UVM and Questa®
  • Portable VHDL Testbench Automation with Intelligent Testbench Automation
  • Software-Driven Testing of AXI Bus in a Dual Core ARM® System
  • Power Up Hardware/Software Verification Productivity
  • Is Intelligent Testbench Automation For You?
  • Automated Generation of Functional Coverage Metrics for Input Stimulus
  • Targeting Internal-State Scenarios in an Uncertain World

Blog Posts

  • Better Virtual Sequences with Portable Stimulus
  • Applying Portable Stimulus at DAC
  • Portable Test – Portable Intent, Portable Realization, or Both?
  • Mentor Leads Portable Stimulus at DVCon US
  • Developing Tests in Reverse with Portable Stimulus
  • Verification Academy Live Seminar: Portable Stimulus
  • Test Intent, Test Realization, and Separation of Concerns
  • Portable Stimulus Specification Released for Public Review
  • Reusing Existing Descriptions with New Languages
  • DAC 54 Spotlight on "Portable Stimulus"
  • Portable Stimulus: Standard vs. Tool vs. Language
  • Portable Stimulus the Hot Topic at DVCon U.S. '17
  • DVCon U.S. 2017: Bigger and Better!
  • DVCon India 2016–Outstanding Program Awaits
  • Portable Stimulus Takes an Important Step Forward
  • Portable Stimulus Taking Center Stage at DAC
  • Standards, Partners and Industry Collaboration Update
  • Portable Stimulus Applications at DVCon 2016
  • Modeling CPU Instruction Sets with a Portable Stimulus Specification
  • Mentor Announces Joint Portable Stimulus Contribution with Cadence, Breker

Technical Papers

  • Choosing a Format for the Portable Stimulus Specification
  • Making Legacy Portable with the Portable Stimulus Specification
  • Jump-Start Portable Stimulus Test Creation with SystemVerilog Reuse
  • Boost Verification Results by Bridging the Hardware/Software Testbench Gap
  • Tackling Random Blind Spots with Strategy-Driven Stimulus Generation
  • UCIS Applications: Improving Verification Productivity, Simulation Throughput, and Coverage Closure Process

© Mentor, a Siemens Business, All rights reserved www.mentor.com

Footer Menu

  • Sitemap
  • Terms & Conditions
  • Verification Horizons Blog
  • LinkedIn Group
SiteLock