Verification Academy

Search form

My Account Menu

  • Register
  • Log In
  • Topics
  • Courses
  • Forums
  • Patterns Library
  • Cookbooks
  • Events
  • More
  • All Topics
    The Verification Academy offers users multiple entry points to find the information they need. One of these entry points is through Topic collections. These topics are industry standards that all design and verification engineers should recognize. While we continue to add new topics, users are encourage to further refine collection information to meet their specific interests.

    • Languages & Standards

      • Portable Test and Stimulus
      • Functional Safety
      • Design & Verification Languages

    • Methodologies

      • UVM - Universal Verification Methodology
      • UVM Framework
      • UVM Connect
      • FPGA Verification
      • Coverage

    • Techniques & Tools

      • Verification IQ
      • Verification IP
      • Static-Based Techniques
      • Simulation-Based Techniques
      • Planning, Measurement, and Analysis
      • Formal-Based Techniques
      • Debug
      • Acceleration
  • All Courses
    The Verification Academy is organized into a collection of free online courses, focusing on various key aspects of advanced functional verification. Each course consists of multiple sessions—allowing the participant to pick and choose specific topics of interest, as well as revisit any specific topics for future reference. After completing a specific course, the participant should be armed with enough knowledge to then understand the necessary steps required for maturing their own organization’s skills and infrastructure on the specific topic of interest. The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization’s processes so that you can then reap the benefits that advanced functional verification offers.

    • Universal Verification Methodology (UVM)

      • Introduction to UVM
      • UVM Basics
      • Advanced UVM
      • UVM Connect
      • UVM Debug
      • UVMF - One Bite at a Time

    • Featured Courses

      • Introduction to ISO 26262
      • Introduction to DO-254
      • Clock-Domain Crossing Verification
      • Portable Stimulus Basics
      • Power Aware CDC Verification
      • Power Aware Verification
      • SystemVerilog OOP for UVM Verification

    • Additional Courses

      • Assertion-Based Verification
      • An Introduction to Unit Testing with SVUnit
      • Evolving FPGA Verification Capabilities
      • Metrics in SoC Verification
      • SystemVerilog Testbench Acceleration
      • Testbench Co-Emulation: SystemC & TLM-2.0
      • Verification Planning and Management
      • VHDL-2008 Why It Matters

    • Formal-Based Techniques

      • Formal Assertion-Based Verification
      • Formal-Based Technology: Automatic Formal Solutions
      • Formal Coverage
      • Getting Started with Formal-Based Technology
      • Handling Inconclusive Assertions in Formal Verification
      • Sequential Logic Equivalence Checking

    • Analog/Mixed Signal

      • AMS Design Configuration Schemes
      • Improve AMS Verification Performance
      • Improve AMS Verification Quality
  • All Forum Topics
    The Verification Community is eager to answer your UVM, SystemVerilog and Coverage related questions. We encourage you to take an active role in the Forums by answering and commenting to any questions that you are able to.

    • UVM Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • UVM Forum

    • SystemVerilog Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • SystemVerilog Forum

    • Coverage Forum

      • Active Questions
      • Solutions
      • Replies
      • No Replies
      • Search
      • Coverage Forum

    • Additional Forums

      • Announcements
      • Downloads
      • OVM Forum
  • Patterns Library
    The Verification Academy Patterns Library contains a collection of solutions to many of today's verification problems. The patterns contained in the library span across the entire domain of verification (i.e., from specification to methodology to implementation—and across multiple verification engines such as formal, simulation, and emulation).

    • Implementation Patterns

      • Environment Patterns
      • Stimulus Patterns
      • Analysis Patterns
      • All Implementation Patterns

    • Specification Patterns

      • Occurrence Property Patterns
      • Order Property Patterns
      • All Specification Patterns

    • Pattern Resources

      • Start Here - Patterns Library Overview
      • Whitepaper - Taking Reuse to the Next Level
      • Verification Horizons - The Verification Academy Patterns Library
      • Contribute a Pattern to the Library
  • All Cookbooks
    Find all the methodology you need in this comprehensive and vast collection. The UVM and Coverage Cookbooks contain dozens of informative, executable articles covering all aspects of UVM and Coverage.

    • UVM Cookbook

      • UVM Basics
      • Testbench Architecture
      • DUT-Testbench Connections
      • Configuring a Test Environment
      • Analysis Components & Techniques
      • End Of Test Mechanisms
      • Sequences
      • The UVM Messaging System
      • Other Stimulus Techniques
      • Register Abstraction Layer
      • Testbench Acceleration through Co-Emulation
      • Debug of SV and UVM
      • UVM Connect - SV-SystemC interoperability
      • UVM Versions and Compatibility
      • UVM Cookbook

    • Coding Guidelines & Deployment

      • Code Examples
      • UVM Verification Component
      • Package/Organization
      • Questa/Compiling UVM
      • SystemVerilog Guidelines
      • SystemVerilog Performance Guidelines
      • UVM Guidelines
      • UVM Performance Guidelines

    • Coverage Cookbook

      • Introduction
      • What is Coverage?
      • Kinds of Coverage
      • Specification to Testplan
      • Testplan to Functional Coverage
      • Bus Protocol Coverage
      • Block Level Coverage
      • Datapath Coverage
      • SoC Coverage Example
      • Requirements Writing Guidelines
      • Coverage Cookbook
  • All Events
    No one argues that the challenges of verification are growing exponentially. What is needed to meet these challenges are tools, methodologies and processes that can help you transform your verification environment. These recorded seminars from Verification Academy trainers and users provide examples for adoption of new technologies and how to evolve your verification process.

    • Featured & On-Demand

      • VA Live - Multiple Dates & Locations
      • Interconnect Formal
      • Formal and the Next Normal
      • Formal Verification Made Easy
      • Data Independence and Non-Determinism
      • Exhaustive Scoreboarding
      • Visualizer Debug Environment
      • Webinar Calendar

    • On-Demand Library

      • SystemVerilog Assertions
      • Practical Flows for Continuous Integration
      • Continuous Integration
      • Questa Verification IQ
      • Avery & Siemens VIP
      • Protocol and Memory Interface Verification
      • HPC Protocols & Memories
      • Preparing for PCIe 6.0: Parts I & II
      • High Defect Coverage
      • SoC Design & Functional Safety Flow
      • Complex Safety Architectures
      • All On-Demand Recordings

    • Recording Archive

      • Lint vs Formal AutoCheck
      • FPGA Design Challenges
      • Design Solutions as a Sleep Aid
      • Fix FPGA Failures Faster
      • CDC and RDC Assist
      • The Dog ate my RTL
      • Questa Lint & CDC
      • Hierarchical CDC+RDC
      • Improving Initial RTL Quality
      • CDC Philosophy
      • Hardware Emulation Productivity
      • The Three Pillars of Intent-Focused Insight
      • All Webinar Topics

    • Conferences & WRG

      • 2022 Functional Verification Study
      • Improving Your SystemVerilog & UVM Skills
      • Automotive Functional Safety Forum
      • Aerospace & Defense Tech Day
      • Siemens EDA Functional Verification
      • Industry Data & Surveys
      • DVCon 2023
      • DVCon 2022
      • DVCon 2021
      • Osmosis 2022
      • All Conferences

    • Siemens EDA Learning Center

      • EDA Xcelerator Academy(Learning Services) Verification Training, Badging and Certification
      • View all Xcelerator Academy classes
  • About Verification Academy
    The Verification Academy will provide you with a unique opportunity to develop an understanding of how to mature your organization's processes so that you can then reap the benefits that advanced functional verification offers.

    • Blog & News

      • Verification IQ
      • Verification Horizons Blog
      • Technical Resources

    • Verification Horizons Publication

      • Verification Horizons - March 2023
      • Verification Horizons - December 2022
      • Verification Horizons - July 2022
      • Issue Archive

    • About Us

      • Verification Academy Overview
      • Subject Matter Experts
      • Academy News
      • Contact Us

    • Training

      • Learning @OneGlance (PDF)
      • SystemVerilog & UVM Classes
      • Siemens EDA Classes
  • Home
  • Topics
  • Portable Test and Stimulus

Portable Test and Stimulus

Portable Test and Stimulus

SoC verification requires more than just simulation. Multiple platforms, including emulation and FPGA prototyping, are required to verify complex designs from the block level to subsystems and full systems-on-chip. Each platform requires its own language and format for specifying tests, and these tests are often composed by different teams as well, and too much time and effort are spent recreating the same test information throughout a project. The Portable Stimulus Standard (PSS) was developed to solve this problem.

By providing a single abstract specification of verification intent, PSS allows tools, to generate target-specific implementations of the test for the various platforms involved in verification. This frees up teams to focus on what should be tested rather than having to implement the same test multiple times. By randomizing the generation of scenarios subject to the rules and constraints defined in the abstract specification, PSS can automate the process to maximize coverage and ensure the most efficient execution of a wide range of tests on multiple platforms.

 Portable Stimulus

Portable Stimulus Basics Course

Why Portable Stimulus?

Why Portable Stimulus? Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

This session will discuss the motivation and goals for Portable Stimulus, explore the idea of scenario-level stimulus and examine the requirements for a viable Portable Stimulus solution.

Concepts & Language Introduction

Concepts & Language Introduction Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

This session will provide a detailed understanding of what a scenario-level test actually involves; how to think and plan at the scenario level; and how to use the constructs in the Portable Test and Stimulus Standard to describe a scenario-level test.

Test Realization

Test Realization Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

This session will walk you through the steps of how to define target-platform implementations for the elements of a Portable Stimulus model and how a Portable Stimulus tool can assemble these elements into a functional test on the target platform.

Importing UVM into Portable Stimulus

Importing UVM into Portable Stimulus Session | Subject Matter Expert - Tom Fitzpatrick | Portable Stimulus Basics Course

This session will show how to take advantage of Portable Stimulus automation to augment your existing UVM environment. You will learn how a Portable Stimulus tool like Questa® inFact can import transactions and functional coverage to generate more efficient scenario-level tests guaranteed to reach your coverage goals and how to easily integrate this automation into your regression environment.

Questa® inFact Related Resources

  • Articles
  • Blog Posts
  • White Papers
  • On-Demand
  • News
  • Seminar
  • Accellera

Featured Portable Stimulus & Test Verification Horizons Articles

  • Increasing Functional Coverage by Automation for Zetta-Hz High Speed CDMA Transceiver
  • Bridging the Portability Gap for UVM SPI VIP Core Reuse From IP to Sub-System and SoC Using Portable Stimulus
  • Exercising State Machines with Command Sequences
  • Designing A Portable Stimulus Reuse Strategy
  • Creating Tests the PSS Way in SystemVerilog
  • Auto-Generating Implementation-Level Sequences for PSS
  • Selecting a Portable Stimulus Application Focal Point
  • Building a Better Virtual Sequence with Portable Stimulus
  • Creating SoC Integration Tests with Portable Stimulus and UVM Register Models
  • Make Your Constraints More Dynamic with Portable Stimulus
  • Getting Generic with Test Intent: Separating Test Intent from Design Details with Portable Stimulus
  • Smoothing the Path to Software-Driven Verification with Portable Stimulus
  • Portable Stimulus Modeling in a High-Level Synthesis User's Verification Flow
  • Automating Tests with Portable Stimulus from IP to SoC Level
  • Bridging UVM to the Portable Stimulus Standard with Questa® inFact
  • Improving Performance and Verification of a System Through an Intelligent Testbench
  • Saving Time and Improving Quality with a Specification to Realization Flow
  • A New Stimulus Model for CPU Instruction Sets
  • Intelligent Testbench Automation with UVM and Questa®
  • Portable VHDL Testbench Automation with Intelligent Testbench Automation
  • Software-Driven Testing of AXI Bus in a Dual Core ARM® System
  • Power Up Hardware/Software Verification Productivity
  • Is Intelligent Testbench Automation For You?
  • Automated Generation of Functional Coverage Metrics for Input Stimulus
  • Targeting Internal-State Scenarios in an Uncertain World

Featured Portable Stimulus & Test Blog Posts

  • Portable Stimulus 2.0 Ready for Public Review
  • Portable Stimulus: Are you Ready for a Verification Revolution
  • Portable Stimulus and the Prius Model of New Technology Adoption
  • Taking the First Step in Portable Stimulus Adoption
  • Cats != Coverage
  • It Don’t Mean a Thing … Without Methodology
  • Better Virtual Sequences with Portable Stimulus
  • Prospecting for Reusable Assets with Portable Stimulus
  • Applying Portable Stimulus at DAC
  • Portable Test – Portable Intent, Portable Realization, or Both?
  • Developing Tests in Reverse with Portable Stimulus
  • Verification Academy Live Seminar: Portable Stimulus
  • Test Intent, Test Realization, and Separation of Concerns
  • Portable Stimulus Specification Released for Public Review
  • Reusing Existing Descriptions with New Languages
  • DAC 54 Spotlight on "Portable Stimulus"
  • Portable Stimulus: Standard vs. Tool vs. Language
  • Portable Stimulus the Hot Topic at DVCon U.S. '17
  • DVCon U.S. 2017: Bigger and Better!
  • DVCon India 2016–Outstanding Program Awaits
  • Portable Stimulus Takes an Important Step Forward
  • Portable Stimulus Taking Center Stage at DAC
  • Standards, Partners and Industry Collaboration Update
  • Portable Stimulus Applications at DVCon 2016
  • Modeling CPU Instruction Sets with a Portable Stimulus Specification
  • Mentor Announces Joint Portable Stimulus Contribution with Cadence, Breker

Featured Portable Stimulus & Test White Papers

  • Results Checking Strategies with Portable Stimulus
  • Unleashing Portable Stimulus Productivity with a PSS Reuse Strategy
  • Managing and Automating HW/SW Tests from IP to SoC
  • Boost Verification Results by Bridging the Hardware/Software Testbench Gap
  • Tackling Random Blind Spots with Strategy-Driven Stimulus Generation
  • UCIS Applications: Improving Verification Productivity, Simulation Throughput, and Coverage Closure Process

Featured Portable Stimulus & Test On-Demand Technical Sessions

  • How to Close Coverage 10X Faster A Case Study Using Questa inFact
  • Portable Stimulus: A New Hope
  • Portable Stimulus from IP to SoC - Achieve More Verification
  • Automating Reusable Retargetable Scenario-level Tests with Portable Stimulus
  • Testbench Automation: How to Create a Complex Testbench in a Couple of Hours
  • Automating Scenario-Level UVM Tests with Portable Stimulus
  • New School Stimulus Generation Techniques

Featured Portable Stimulus & Test News & Press

  • PSS, Test Realization and Reuse
  • Reuse existing verification assets with the Portable Test and Stimulus Standard
  • Make It Easier to Exercise State Machines with SystemVerilog
  • Portable Stimulus And Digital Twins
  • Mentor boosts 64-bit Arm-based server platform by enabling Arm architecture support for Questa simulation tools
  • Find the Fastest Route to Portable Stimulus Tests with SystemVerilog
  • The Growing Impact Of Portable Stimulus
  • PSS and Reuse: Great Solution But Not Hands-Free
  • The Nuts and Bolts of Verification - Recasting SystemVerilog for Portable Stimulus
  • How to Create and Run Reusable Register-Test Models
  • Verification’s Next Steps - Portable Stimulus and You
  • Retargeting Existing Tests in an Integrated SoC Verification Flow
  • Create more flexible virtual sequences with Portable Stimulus
  • Accellera Approves New Portable Test and Stimulus Standard
  • Accellera Approves New Portable Test and Stimulus Standard - Quote Sheet
  • Why Mentor backs the PSS-DSL input format for the Portable Stimulus Specification
  • Portable Stimulus in High-Level Synthesis Flow
  • An Incremental Approach To Reusing Automated Tests From IPs To SoCs
  • Raising SoC Development Productivity With Portable Stimulus
  • Portable Stimulus Intent - Accellera's New Standard Goes to Early Adopters
  • Accellera Portable Stimulus Early Adopter Specification Now Available for Public Review
  • Mentor Verification Is First to Deliver Portable Stimulus Technology Across the Full Enterprise Verification Platform
  • Automating test from IP to SoC levels with portable stimulus
  • Portable Stimulus: The Making of a Standard
  • Developing the Portable Stimulus Standard
  • Early access view of portable-stimulus standard released
  • Portable Stimulus - Practice Guide
  • Verification Unification: Part 1 | Part 2 | Part 3
  • Tools suppliers back version 1.0 of portable-stimulus standard
  • Cadence, Mentor Graphics and Breker Announce Collaborative Technology Contribution to Accellera Portable Stimulus Working Group

Featured Portable Stimulus & Test Seminar

  • Why Portable Stimulus?
  • Portable Stimulus Standard Uncovered
  • PSS Panel Discussion
  • PSS Usage Examples
  • Wrapping Up - Where do we go from here?

Accellera Standards

  • Portable Stimulus Downloads - Manual, Release, Notes, Errata
  • Portable Stimulus Public Review Forum
  • Portable Test and Stimulus: The Next Level of Verification Productivity is Here - Technical Tutorial
  • Creating Portable Stimulus Models with the Upcoming Accellera Standard
  • Portable Stimulus Updates - DVCon Europe 2015 - Video Updates
  • Portable Stimulus Specification - Early Adopter Release
  • Portable Stimulus Specification Working Group
Siemens Digital Industries Software

Siemens Digital Industries Software

#TodayMeetsTomorrow

Portfolio

  • Cloud
  • Mendix
  • Electronic Design Automation
  • MindSphere
  • Design, Manufacturing and PLM Software
  • View all Portfolio

Explore

  • Community
  • Blog
  • Online Store

Siemens

  • About Us
  • Careers
  • Events
  • News and Press
  • Customer Stories
  • Partners
  • Trust Center

Contact

  • VA - Contact Us
  • PLM - Contact Us
  • EDA - Contact Us
  • Worldwide Offices
  • Support Center
  • Give us Feedback
© Siemens 2023
Terms of Use Privacy Statement Cookie Statement DMCA