Understanding Low Power Impact on CDC Logic

This session describes the impact of low power design techniques on design and CDC logic and also explains dynamic voltage and frequency scaling (DVFS) and its effect on CDC design and verification.

Clock-Domain Crossing
CDC
Low Power
Power Aware
Power Logic
UPF
Voltage Domain Crossing
Intermediate

Clock-Domain Crossing

A higher level of access is required to view this content. Upgrade your account to view.

Register your account to view Understanding Low Power Impact on CDC Logic

Full-access members gain access to our free tools and training, including our full library of articles, recorded sessions, seminars, papers, learning tracks, in-depth verification cookbooks, and more.