SystemVerilog Assertions (SVA) can be added directly to the RTL code or be added indirectly through bindfiles. 13 years of professional SVA usage strongly suggests that Best Known Practices use bindfiles to add assertions to RTL code. This presentation will also show assertion coding guidelines that help reduce assertion coding effort, assertion coding mistakes and assertion coding frustration.
